JS28F256J3A-150 datasheet(56/72 Pages) INTEL

56 / 72 page

256-Mbit J3 (x8/x16)

Datasheet

Device Geometry Definition

A.7

Primary-Vendor Specific Extended Query Table

Certain flash features and commands are optional. The Primary Vendor-Specific Extended Query

table specifies this and other similar information.

2Ch

Number of erase block regions within device:

1. x = 0 means no erase blocking; the device erases in “bulk”

2. x specifies the number of device or partition regions with one or

more contiguous same-size erase blocks

3. Symmetrically blocked partitions have one blocking region

4. Partition size = (total blocks) x (individual block size)

2C:

--01

2Dh

Erase Block Region 1 Information

2D:

bits 0–15 = y, y+1 = number of identical-size erase blocks

2E:

bits 16–31 = z, region erase block(s) size are z x 256 bytes

2F:

30:

Table 29. Device Geometry Definition (Sheet 2 of 2)

Offset

Length

Description

Code See Table

Below

Address

32 Mbit

64 Mbit

128 Mbit

256Mbit

27:

--16

--17

--18

--19

28:

--02

29:

--00

-00

2A:

--05

-05

2B:

--00

-00

2C:

--01

-01

2D:

--1F

--3F

--7F

-FF

2E:

--00

2F:

--00

30:

--02

Table 30. Primary Vendor-Specific Extended Query (Sheet 1 of 2)

Offset(1)

P = 31h

Length

Description

(Optional Flash Features and Commands)

Add.

Hex

Code

Value

(P+0)h

Primary extended query table

31:

--50

“P”

(P+1)h

Unique ASCII string “PRI”

32:

--52

“R”

(P+2)h

33:

--49

“I”

(P+3)h

Major version number, ASCII

34:

--31

“1”

(P+4)h

Minor version number, ASCII

35:

--31

“1”

JS28F256J3A-150 датащи(PDF) 56 Page - Intel Corporation

JS28F256J3A-150 датащи(HTML) 56 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

датащи скачать

ссылки URL