поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM79C930VCW датащи(PDF) 119 Page - Advanced Micro Devices

номер детали AM79C930VCW
подробное описание детали  PCnet-Mobile Single-Chip Wireless LAN Media Access Controller
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C930VCW датащи(HTML) 119 Page - Advanced Micro Devices

Back Button AM79C930VCW Datasheet HTML 115Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 116Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 117Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 118Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 119Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 120Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 121Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 122Page - Advanced Micro Devices AM79C930VCW Datasheet HTML 123Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 161 page
background image
P R E L I M I N A R Y
AMD
119
Am79C930
3–0
A2DT[3:0]
1010b
A/D sampling Time[3:0]. The value in the A2DT[3:0] field deter-
mines the duration of time required to convert the A/D input. Each
bit of resolution is equal to 4 times the CLKIN period when the
CLKGT20 bit of MIR9 is set to 0 and is equal to 8 times the CLKIN
period when the CLKGT20 bit of MIR9 is set to 1. For a 1Mbs data
rate with CLKIN = 20 MHz and CLKGT20 = 0, the resolution is 200
n. The A2DT value is used by all A/D modes, including the mode
that uses the internal A/D converter. The internal A/D converter
requires 600 nsec to convert – note that the default value of this reg-
ister is 2.0
µs for a CLKIN equal to 20MHz with the CLKGT20 bit set
to 0.
Note that the actual time for conversion is less than the A2DT pro-
grammed value by 1.5 CLKIN periods (with CLKGT20=0, it is 3
CLKIN periods if CLKGT20=1). This fact is important when using an
external A/D converter in the external A/D mode.
Minimum value in the A2DT[3:0] field must be 0001. A value of 0000
is not allowed.
Note: ADIN1, ADIN2, and SAR_LATCH signals are only valid as shown when ENEXT (TCR25[6]) has been set to a 1.
20138B-9
ANTSLT
tA = period of CLKIN
when CLKGT20 = 0
tA = (period of CLKIN) X 2 when CLKGT20 = 1
CCA_TEST
(Internal Signal)
START_A2D
(Internal Signal)
ADT[5:0]=TCR4[5:0]
CACT=TIR27[7]
SS[5:0]=TCR24[5:0]
2 X tA
A2DT[3:0]=TCR25[3:0]+4 X tA
ADIN1
(when ENEXT=1)
ADIN2
(when ENEXT=1)
SAR_LATCH
(Internal Signal)
6 X tA
tA
6 X tA
1 X tA
3 X tA
3 X tA
3 X tA
SAR[6:0]
When ENSAR = 1
Figure 3. Analog-to-Digital State Machine Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com