поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

845GL датащи(PDF) 95 Page - Intel Corporation

номер детали 845GL
подробное описание детали  Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
PDF  193 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

845GL датащи(HTML) 95 Page - Intel Corporation

Back Button 845GL Datasheet HTML 91Page - Intel Corporation 845GL Datasheet HTML 92Page - Intel Corporation 845GL Datasheet HTML 93Page - Intel Corporation 845GL Datasheet HTML 94Page - Intel Corporation 845GL Datasheet HTML 95Page - Intel Corporation 845GL Datasheet HTML 96Page - Intel Corporation 845GL Datasheet HTML 97Page - Intel Corporation 845GL Datasheet HTML 98Page - Intel Corporation 845GL Datasheet HTML 99Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 193 page
background image
Intel® 82845G/82845GL/82845GV GMCH Datasheet
95
Register Description
3.5.3.4
PCISTS2—PCI Status Register (Device 2)
Address Offset:
06h
−07h
Default Value:
0090h
Access:
RO, R/WC
Size:
16 bits
PCISTS is a 16-bit status register that reports the occurrence of a PCI compliant master abort and
PCI compliant target abort.
3.5.3.5
RID2—Revision Identification Register (Device 2)
Address Offset:
08h
Default Value:
See table below
Access:
RO
Size:
8 bits
This register contains the revision number of the IGD.
Bit
Description
15
Detected Parity Error (DPE)—RO.
Hardwired to 0. IGD does not detect parity.
14
Signaled System Error (SSE)—RO.
Hardwired to 0. The IGD never asserts SERR#
13
Received Master Abort Status (RMAS)—RO.
Hardwired to 0. The IGD never gets a Master Abort.
12
Received Target Abort Status (RTAS)—RO.
Hardwired to 0. The IGD never gets a Target Abort.
11
Signaled Target Abort Status (STAS)—RO.
Hardwired to 0. The IGD does not use target abort
semantics.
10:9
DEVSEL# Timing (DEVT)—RO.
Hardwired to 00. Not applicable.
8
Data Parity Detected (DPD)—R/WC.
Hardwired to 0. Device 2 does not detect Parity Error
Responses (the IGD does not do parity detection).
7
Fast Back-to-Back (FB2B)—RO.
Hardwired to 1. The IGD accepts fast back-to-back when the
transactions are not to the same agent.
6
User Defined Format (UDF)—RO.
Hardwired to 0.
5
66 MHz PCI Capable (66C)—RO.
Hardwired to 0. Not applicable.
4
CAP LIST— RO.
Hardwired to 1. This indicates that the register at 34h provides an offset into the
function’s PCI Configuration Space containing a pointer to the location of the first item in the list.
3:0
Reserved.
Bit
Description
7:0
Revision Identification Number.
This is an 8-bit value that indicates the revision identification
number for the IGD.
82845G and 82845GL GMCH
01h = A1 Stepping
03h = B1 Stepping
82845GV GMCH
01h = A1 Stepping



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com