21 / 44 page

SSD1818 Series
Rev 1.2
08/2002
SOLOMON
17
Normal
00h 01h 02h 03h ---------- 64h 65h 66h 67h
Remapped
67h 66h 65h 64h ---------- 03h 02h 01h 00h
00h
DB0 (LSB)
----------
8
55
01h
DB1
----------
9
54
02h
DB2
----------
10
53
03h
DB3
----------
11
52
04h
DB4
----------
12
51
05h
DB5
----------
13
50
06h
DB6
----------
14
49
07h
DB7 (MSB)
----------
15
48
08h
DB0 (LSB)
----------
16
47
09h
DB1
----------
17
46
0Ah
DB2
----------
18
45
0Bh
DB3
----------
19
44
0Ch
DB4
----------
20
43
0Dh
DB5
----------
21
42
0Eh
DB6
----------
22
41
0Fh
DB7 (MSB)
----------
23
40
10h
DB0 (LSB)
----------
24
39
11h
DB1
----------
25
38
12h
DB2
----------
26
37
13h
DB3
----------
27
36
14h
DB4
----------
28
35
15h
DB5
----------
29
34
16h
DB6
----------
30
33
17h
DB7 (MSB)
----------
31
32
18h
DB0 (LSB)
----------
32
31
19h
DB1
----------
33
30
1Ah
DB2
----------
34
29
1Bh
DB3
----------
35
28
1Ch
DB4
----------
36
27
1Dh
DB5
----------
37
26
1Eh
DB6
----------
38
25
1Fh
DB7 (MSB)
----------
39
24
20h
DB0 (LSB)
----------
40
23
21h
DB1
----------
41
22
22h
DB2
----------
42
21
23h
DB3
----------
43
20
24h
DB4
----------
44
19
25h
DB5
----------
45
18
26h
DB6
----------
46
17
27h
DB7 (MSB)
----------
47
16
28h
DB0 (LSB)
----------
48
15
29h
DB1
----------
49
14
2Ah
DB2
----------
50
13
2Bh
DB3
----------
51
12
2Ch
DB4
----------
52
11
2Dh
DB5
----------
53
10
2Eh
DB6
----------
54
9
2Fh
DB7 (MSB)
----------
55
8
30h
DB0 (LSB)
----------
56
7
31h
DB1
----------
57
6
32h
DB2
----------
58
5
33h
DB3
----------
59
4
34h
DB4
----------
60
3
35h
DB5
----------
61
2
36h
DB6
----------
62
1
37h
DB7 (MSB)
----------
63
0
38h
DB0 (LSB)
----------
0
63
39h
DB1
----------
1
62
3Ah
DB2
----------
2
61
3Bh
DB3
----------
3
60
3Ch
DB4
----------
4
59
3Dh
DB5
----------
5
58
3Eh
DB6
----------
6
57
3Fh
DB7 (MSB)
----------
7
56
Page 8
DB0 (LSB)
----------
ICONS
ICONS
Segment Pins
0
1
2
3 ---------- 100 101 102 103
Page 7
Normal Remapped
Page 2
Page 3
Page 4
Page 5
Page 0
Page 1
RA
M
RAM
Colum
Common Pins
Page 6
Remarks : DB0 – DB7 represent the data bit of the GDDRAM
Table 4 - Graphic Display Data RAM (GDDRAM) Address Map with Display Start Line set to 38h