поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC16C752 датащи(PDF) 21 Page - NXP Semiconductors

номер детали SC16C752
подробное описание детали  Dual UART with 64-byte FIFO
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C752 датащи(HTML) 21 Page - NXP Semiconductors

Back Button SC16C752 Datasheet HTML 17Page - NXP Semiconductors SC16C752 Datasheet HTML 18Page - NXP Semiconductors SC16C752 Datasheet HTML 19Page - NXP Semiconductors SC16C752 Datasheet HTML 20Page - NXP Semiconductors SC16C752 Datasheet HTML 21Page - NXP Semiconductors SC16C752 Datasheet HTML 22Page - NXP Semiconductors SC16C752 Datasheet HTML 23Page - NXP Semiconductors SC16C752 Datasheet HTML 24Page - NXP Semiconductors SC16C752 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 47 page
background image
Philips Semiconductors
SC16C752
Dual UART with 64-byte FIFO
Product data
Rev. 04 — 20 June 2003
21 of 47
9397 750 11635
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
7.3 FIFO control register (FCR)
This is a write-only register that is used for enabling the FIFOs, clearing the FIFOs,
setting transmitter and receiver trigger levels, and selecting the type of DMA
signalling. Table 11 shows FIFO control register bit settings.
Table 11:
FIFO Control Register bits description
Bit
Symbol
Description
7-6
FCR[7]
(MSB),
FCR[6]
(LSB)
RCVR trigger. Sets the trigger level for the RX FIFO.
00 - 8 characters
01 - 16 characters
10 - 56 characters
11 - 60 characters
5-4
FCR[5]
(MSB),
FCR[4]
(LSB)
TX trigger. Sets the trigger level for the TX FIFO.
00 - 8 spaces
01 - 16 spaces
10 - 32 spaces
11 - 56 spaces
FCR[5-4] can only be modified and enabled when EFR[4] is set. This is
because the transmit trigger level is regarded as an enhanced function.
3
FCR[3]
DMA mode select.
Logic 0 = Set DMA mode ‘0’
Logic 1 = Set DMA mode ‘1’
2
FCR[2]
Reset TX FIFO.
Logic 0 = No FIFO transmit reset (normal default condition).
Logic 1 = Clears the contents of the transmit FIFO and resets the
FIFO counter logic (the transmit shift register is not cleared or
altered). This bit will return to a logic 0 after clearing the FIFO.
1
FCR[1]
Reset RX FIFO.
Logic 0 = No FIFO receive reset (normal default condition).
Logic 1 = Clears the contents of the receive FIFO and resets the FIFO
counter logic (the receive shift register is not cleared or altered). This
bit will return to a logic 0 after clearing the FIFO.
0
FCR[0]
FIFO enable.
Logic 0 = Disable the transmit and receive FIFO (normal default
condition).
Logic 1 = Enable the transmit and receive FIFO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com