поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS44600 датащи(PDF) 65 Page - Cirrus Logic

номер детали CS44600
подробное описание детали  6-Channel Digital Amplifier Controller
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS44600 датащи(HTML) 65 Page - Cirrus Logic

Back Button CS44600 Datasheet HTML 61Page - Cirrus Logic CS44600 Datasheet HTML 62Page - Cirrus Logic CS44600 Datasheet HTML 63Page - Cirrus Logic CS44600 Datasheet HTML 64Page - Cirrus Logic CS44600 Datasheet HTML 65Page - Cirrus Logic CS44600 Datasheet HTML 66Page - Cirrus Logic CS44600 Datasheet HTML 67Page - Cirrus Logic CS44600 Datasheet HTML 68Page - Cirrus Logic CS44600 Datasheet HTML 69Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 78 page
background image
DS633PP1
65
CS44600
7.26
GPIO Pin Level/Edge Trigger (address 2Eh)
7.26.1
GPIO Level/Edge Input Sensitive (GPIOX_L/E)
Default = 0
Function:
General Purpose Input - This bit defines the GPIO input type (0 = level sensitive, 1 = edge trigger) when
a GPIO pin is configured as an input. The GPIO pin status of an input configured as “edge trigger” is
cleared by reading the GPIO Status Register when not enabled to generate an interrupt (MASK bit equals
0b) and by reset. After a reset this bit defaults to 0b, specifying “level sensitive”.
General Purpose Output - Not Used.
7.27
GPIO Status Register (address 2Fh)
7.27.1
GPIO Pin Status (GPIOX_STATUS)
Default = x
Function:
General Purpose Input - Bits in this register are read only when the corresponding GPIO pin is configured
as an input. Each bit indicates the status of the GPIO pin. The corresponding bit of a GPIO input config-
ured as “edge trigger” is cleared by reading the GPIO Status Register. GPIO inputs configured as “level
sensitive” will not be automatically cleared, but will reflect the logic state on the GPIO input. The mask bits
in the GPIO Interrupt Mask Register have no effect on the operation of these status bits.
When a GPIO is un-masked and enabled to generate an interrupt, and is configured as “edge trigger”, a
read operation to this register will clear the status bit and remove the interrupt condition. A read operation
to the Interrupt Status (address 2Ah) (read only) when a GPIO is configured to generate an interrupt con-
dition will not clear any bits in this register.
General Purpose Output - For GPIO pins configured as outputs, these bits are used to control the output
signal level. A 1b written to a particular bit will cause the corresponding GPIO pin to be driven to a logic
high. A 0b will cause a logic low.
765
43
21
0
RESERVED
GPIO6_L/E
GPIO5_L/E
GPIO4_L/E
GPIO3_L/E
GPIO2_L/E
GPIO1_L/E
GPIO0_L/E
7
6
54
32
10
RESERVED
GPIO6_STATUS GPIO5_STATUS GPIO4_STATUS GPIO3_STATUS GPIO2_STATUS GPIO1_STATUS GPIO0_STATUS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com