поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HPC-DEV-ISE2 датащи(PDF) 11 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали HPC-DEV-ISE2
подробное описание детали  High-Performance Communications MicroController
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

HPC-DEV-ISE2 датащи(HTML) 11 Page - National Semiconductor (TI)

Back Button HPC-DEV-ISE2 Datasheet HTML 7Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 8Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 9Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 10Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 11Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 12Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 13Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 14Page - National Semiconductor (TI) HPC-DEV-ISE2 Datasheet HTML 15Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 30 page
background image
Pin Descriptions (Continued)
POWER SUPPLIES
VCC1 VCC2
Positive Power Supply (two pins)
GND
Ground for On-Chip Logic
DGND
Ground for Output Buffers
Note
There are multiple electrically connected VCC pins on the chip GND
and DGND are electrically isolated All VCC pins and all ground pins
must be used
CLOCK PINS
CKI
The System Clock Input
CKO
The System Clock Output (Inversion of CKI)
Pins CKI and CKO are usually connected across an external
crystal
CK2
Clock Output (CKI divided by 2)
OTHER PINS
WO
This is an active low open drain output which
signals an illegal situation has been detected
by the WATCHDOG logic
ST1
Bus Cycle Status Output indicates first op-
code fetch
ST2
Bus Cycle Status Output indicates machine
states (skip and interrupt)
RESET
Active low input that forces the chip to restart
and sets the ports in a TRI-STATE mode
RDYHLD
Has two uses selected by a software bit
This pin is either a READY input to extend
the bus cycle for slower memories or a
HOLD-REQUEST input to put the bus in a
high impedance state for external DMA pur-
poses In the second case the I4 pin can be-
come the READY input
Connection Diagrams
Plastic and Leaded Chip Carriers
TLDD10422 – 18
Top View
See NS Package Number V68A
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com