поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72311J2 датащи(PDF) 24 Page - STMicroelectronics

номер детали ST72311J2
подробное описание детали  8-BIT MCU WITH 8 TO 16K ROM/OTP/EPROM, 384 TO 512 BYTES RAM, ADC, WDG, SCI, SPI AND 2 TIMERS
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72311J2 датащи(HTML) 24 Page - STMicroelectronics

Back Button ST72311J2 Datasheet HTML 20Page - STMicroelectronics ST72311J2 Datasheet HTML 21Page - STMicroelectronics ST72311J2 Datasheet HTML 22Page - STMicroelectronics ST72311J2 Datasheet HTML 23Page - STMicroelectronics ST72311J2 Datasheet HTML 24Page - STMicroelectronics ST72311J2 Datasheet HTML 25Page - STMicroelectronics ST72311J2 Datasheet HTML 26Page - STMicroelectronics ST72311J2 Datasheet HTML 27Page - STMicroelectronics ST72311J2 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 94 page
background image
24/94
ST72311
3.5 MISCELLANEOUS REGISTER
The Miscellaneous register allows to select the
SLOW operating mode, the polarity of external in-
terrupt requests and to output the internal clock.
Register Address: 0020h
Read /Write
Reset Value: 0000 0000 (00h)
Bit 7:6 = PEI[3:2] External Interrupt EI3 and EI2
Polarity Options.
These bits are set and cleared by software. They
determine which event on EI2 and EI3 causes the
external interrupt according to Table 7.
Table 7. EI2 and EI3 External Interrupt Polarity
Options
Bit 5 = MCO Main Clock Out
This bit is set and cleared by software. When set it
allows to output the Internal Clock on PF0 I/O.
0 - PF0 is a normal I/O port.
1 - fCPU outputs on PF0 pin.
Bit 4:3 = PEI1-PEI0 External Interrupt EI1 and EI0
Polarity Options.
These bits are set and cleared by software. They
determine which event on EI0 and EI1 causes the
external interrupt according to Table 8.
Table 8. EI0 and EI1 External Interrupt Polarity
Options
Bit 2:1 = PSM[1:0] Prescaler for Slow Mode
These bits are set and cleared by software. They
determine the CPU clock when the SMS bit is set
according to the following table.
Table 9. fCPU Value in Slow Mode
Bit 0 = SMS Slow Mode Select
This bit is set and cleared by software.
0: Normal Mode - fCPU = fOSC/ 2
(Reset state)
1: Slow Mode - the fCPU value is determined by the
PSM1 and PSM0 bits.
70
PEI3 PEI2 MCO PEI1 PEI0 PSM1
PSM0 SMS
MODE
PEI3
PEI2
Falling edge and low level
(Reset state)
00
Falling edge only
1
0
Rising edge only
0
1
Rising and falling edge
1
1
MODE
PEI1
PEI0
Falling edge and low level
(Reset state)
00
Falling edge only
1
0
Rising edge only
0
1
Rising and falling edge
1
1
fCPU Value
PSM1
PSM0
fOSC / 4
0
0
fOSC / 16
0
1
fOSC / 8
1
0
fOSC / 32
1
1
24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com