| поискавой системы для электроныых деталей |
|
STR720 датащи(PDF) 399 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 датащи(HTML) 399 Page - STMicroelectronics |
|
399 / 401 page ![]() STR720 - ELECTRICAL CHARACTERISTICS 399/401 The next two figures represent the write access timing, here considered in the single write case since burst write is performed using the same timing characteristics, and the entry in self-refresh (power-save) mode where MICKEN signal is used. Figure 87. SDRAM Single Write Access delay RAS-CAS latency CAS MICLK MIA[13:11] Bank MIA[10:0] Row Col MCS[x] MISA / RAS MIAA / CAS MID[32:0] Data MIWE delay precharge Activate Bank Write Precharge Bank Note: this diagram shows the timing with RAS-CAS delay, CAS latency and precharge delay all set to 1 wait-state. MIBLS[3:0] Value (output) tSCDA tSCBL |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |