CCD TOF Signal Processor with

Programmable Timing and V-Driver

Data Sheet

ADDI9036

Rev. Sp0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2018 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

12-bit, 45 MHz ADC

CDS with variable gain

0 dB to 36 dB, 10-bit VGA

Black level clamp with variable level control

Precision Timing core with 174 ps resolution

Integrated, 7-channel H-driver and RG clock drivers

7-channel LD driver

Integrated 16-channel V-driver

Complete on-chip ISA timing generator

MIPI CSI-2 transmit interface with support for 1 or 2 data lanes

On-chip driver for external crystal

8 GPOs

6 mm × 6 mm, 117-ball WLCSP package with 0.5 mm pitch

APPLICATIONS

TOF CCD cameras

GENERAL DESCRIPTION

The ADDI9036 is a complete, 45 MHz, front-end solution for

charge coupled device (CCD) time of flight (TOF) imaging

applications. The ADDI9036 includes an analog front end (AFE), a

programmable instruction set architecture (ISA) timing generator

(ISATG), a 7-channel laser diode (LD) driver, a 7-channel H-driver,

and a 16-channel vertical driver (V-driver). The Precision Timing®

core allows adjustment of the CCD horizontal clocks and LD

outputs with approximately 174 ps resolution at 45 MHz operation.

The AFE includes black level clamping, a correlated double

sampler (CDS), a variable gain amplifier (VGA), and a 12-bit

analog-to-digital converter (ADC). The AFE data is output

through the MIPI® CSI-2 transmit interface.

interface.

The ADDI9036 is packaged in a 6 mm × 6 mm, 117-ball

WLCSP and is specified over an operating temperature range

of −20°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

ADDI9036

CDS

VGA

CLAMP

12-BIT

ADC

CLI

HORIZONTAL

DRIVERS

ISATG

RG

H1 TO H5

INTERNAL

REGISTERS

CCDIN

12

HL

5

VERTICAL

DRIVERS

V1 TO V8 (3-LEVEL)

V9 TO V16 (2-LEVEL)

DATA0N

RST/SYNC

24

16

LD1 TO LD7

DATA0P

CLKP

CLKN

HCLK

MASKING

GPO1

TO GPO8

8

7

7

MIPI

Tx

INTERFACE

DATA1N

DATA1P

CLO

LINE MEMORY

DEPTH

PROCESSING

BLOCK

7

INTERNAL SIGNALS

REFT REFB

Precision

Timing

CORE

6

LD

MASKING

TAL1 TO TAL5

5

LD

ALIGNMENT

3V

LDO

3.4V IN

3V OUT

AUXIN

I2C_SDA

I2C_SCL

Figure 1.

For more information about the ADDI9036, contact Analog Devices, Inc., at afe.ccd@analog.com.