6/18

¡ Semiconductor

MSM82C84A-2RS/GS/JS

PIN DESCRIPTION

CSYNC

Name

Clock

Synchronization

Single

Input

Pin Symbol

Input/Output

Function

Address Enable

Signals

Input

Bus Ready

Signals

Input

READY

Ready Output

Output

CLK

Clock Output

Output

RES

Reset in

Input

Synchronizing signal for output of in-phase CLK signals when more

than one MSM82C84A-2 is used.

The internal counter is reset when this signal is at high level, and a

high level CLK output is generated. The internal counter is

subsequently activated and a 33% duty CLK output is generated when

this signal is switched to low level.

When this signal is used, external synchronization of EFI is necessary.

When the internal oscillator is used, it is necessary for this pin to be

kept to be low level.

PCLK

Output

This peripheral circuit clock signal is output in a 50% duty cycle at

a frequency half that of the clock signal.

The respective RDY inputs are activated when the level applied to

these pins is low.

Although two separate inputs are used in multi-master systems, only

the AEN which enables the RDY input to be used is to be switched to

low level in the case of not using multi-master systems.

Completion of data bus reading and writing by the device connected

to the system data bus is indicated when one of these signals is

switched to high level.

The relevant RDY input is enables only when the corresponding AEN

is at low level.

This signal is obtained by synchronizing the bus ready signal with

CLK.

This signal is output after guaranteeing the hold time for the

CPU in phase with the RDY input.

This signal is the clock used by the CPU and peripheral devices

connected to the CPU system data bus. The output waveform is

generated in a 33% duty cycle at a frequency 1/3 the oscillating

or at a frequency 1/3 the EFI input frequency.

This low-level active input is used to generate a CPU reset signal.

Since a Schmitt trigger is included in the input circuit for this signal,

"power on resetting" can be achieved by connection of a simple RC

circuit.

RESET

Reset Output

Output

This signal is obtained by CLK synchronization of the input signal

applied to RES and is output in opposite phase to the RES input.

This signal is applied to the CPU as the system reset signal.

This signal selects the fundamental signal for generation of the CLK

signal. The CLK is generated from the crystal oscillator output when

this signal is at low level, and from the EFI input signal when at high

level.

The signal applied to this input pin generaters the CLK signal when

F/C is at high level. The frequency of the input signal needs to be

three times greater than the desired CLK frequency.

F/C

Clock Select

Signal

Input

OSC

Crystal

Resonator

Output

Output

EFI

External Clock

Signal

Input

Peripheral Clock

Output

Crystal oscillator connections.

The crystal oscillator frequency needs to be three times greater than

the desired CLK frequency.

Crystal Oscillator

Connecting Pins

Input

Crystal oscillator output. This output frequency is the same as the

this output signal can be obtained independently even if F/C is set to

high level to enable the EFI input to be used CLK generation purpose.