| поискавой системы для электроныых деталей |
|
MSM7650 датащи(PDF) 18 Page - OKI electronic componets |
|
|
|||||||||||||||||||||||||||||
MSM7650 датащи(HTML) 18 Page - OKI electronic componets |
|
18 / 34 page ![]() ¡ Semiconductor MSM7650 18/34 CLOCK TIMING Input Data Timing Input data and sync signals are fed into the encoder at the rising edge of the clock. Input data is handled as valid pixel data when tSTART passes after the falling edge of HSYNC_L. Chrominance signal of input data at this time is regarded as Cb. don't care don't care YD, CD OLC, OLR OLG, OLB HSYNC_L CLKX1 BLANK_L tSTART tACT ts1 th1 VALID DATA ACTIVE VIDEO LINE Video data input timing Input data is recognized as valid pixel data when input signal BLANK_L is high in the tACT period. When BLANK_L is high during the blanking period, however, input data is not output as valid pixel data since processing to maintain blanking period is internally in-progress. The values of tSTART differ slightly in master mode and slave mode. The values of tSTART are as follows. Operation mode CCIR 601 NTSC Square Pixel NTSC 4Fsc NTSC CCIR PAL Square Pixel PAL In master mode tSTA(Ts) 126 141 115 134 154 Operation mode CCIR 601 NTSC Square Pixel NTSC 4Fsc NTSC CCIR PAL Square Pixel PAL In slave mode tSTA(Ts) 129 144 118 137 157 tSTA–tS1=tSTART |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |