поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

EPCQ32 датащи(PDF) 44 Page - Intel Corporation

номер детали EPCQ32
подробное описание детали  Quad-Serial Configuration
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

EPCQ32 датащи(HTML) 44 Page - Intel Corporation

Back Button EPCQ32 Datasheet HTML 40Page - Intel Corporation EPCQ32 Datasheet HTML 41Page - Intel Corporation EPCQ32 Datasheet HTML 42Page - Intel Corporation EPCQ32 Datasheet HTML 43Page - Intel Corporation EPCQ32 Datasheet HTML 44Page - Intel Corporation EPCQ32 Datasheet HTML 45Page - Intel Corporation EPCQ32 Datasheet HTML 46Page - Intel Corporation EPCQ32 Datasheet HTML 47Page - Intel Corporation EPCQ32 Datasheet HTML 48Page - Intel Corporation  
Zoom Inzoom in Zoom Outzoom out
 44 / 48 page
background image
1.11.2. Pin-Out Diagram for EPCQ64, EPCQ128, EPCQ256, and EPCQ512/A
Devices
Figure 25.
AS x1 and AS x4 Pin-Out Diagrams for EPCQ64, EPCQ128, EPCQ256, and
EPCQ512/A Devices
VCC
VCC
N.C
N.C
N.C
nCS
DATA1
DCLK
DATA0
N.C.
N.C
N.C
N.C
GND
VCC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
N.C
DATA3
VCC
N.C
N.C
N.C
nCS
DATA1
DCLK
DATA0
N.C.
N.C
N.C
N.C
GND
DATA2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
N.C
AS x1
AS x4
Notes:
N.C pins must be left unconnected.
1.11.3. EPCQ Device Pin Description
Table 35.
EPCQ Device Pin Description
Pin
Nam
e
AS x1 Pin-Out
Diagram
AS x4 Pin-Out
Diagram
Pin Type
Description
Pin
Number
in 8-Pin
SOIC
Package
Pin
Number
in 16-
Pin SOIC
Package
Pin
Number
in 8-Pin
SOIC
Package
Pin
Number
in 16-
Pin SOIC
Package
DAT
A0
5
15
5
15
I/O
For AS x1 mode, use this pin as an input signal pin to write
or program the EPCQ device. During write or program
operations, the data is latched on the rising edge of the
DCLK
signal.
For AS x4 mode, use this pin as an I/O signal pin. During
write or program operations, this pin acts as an input pin
that serially transfers data into the EPCQ device. The data is
latched on the rising edge of the DCLK signal. During read or
configuration operations, this pin acts as an output signal pin
that serially transfers data out of the EPCQ device to the
FPGA. The data is shifted out on the falling edge of the DCLK
signal.
During the extended quad input fast write bytes or extended
dual input fast write bytes operations, this pin acts as an
input pin that serially transfers data into the EPCQ device.
The data is latched on the rising edge of the DCLK signal.
During extended dual input fast read or extended quad input
fast read operations, this pin acts as an output signal pin
continued...
1. Quad-Serial Configuration (EPCQ) Devices Datasheet
CF52012 | 2018.06.01
Quad-Serial Configuration (EPCQ) Devices Datasheet
44



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com