поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM6548 датащи(PDF) 154 Page - Texas Instruments

Click here to check the latest version.
номер детали AM6548
подробное описание детали  Sitara Processors
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

AM6548 датащи(HTML) 154 Page - Texas Instruments

Back Button AM6548 Datasheet HTML 150Page - Texas Instruments AM6548 Datasheet HTML 151Page - Texas Instruments AM6548 Datasheet HTML 152Page - Texas Instruments AM6548 Datasheet HTML 153Page - Texas Instruments AM6548 Datasheet HTML 154Page - Texas Instruments AM6548 Datasheet HTML 155Page - Texas Instruments AM6548 Datasheet HTML 156Page - Texas Instruments AM6548 Datasheet HTML 157Page - Texas Instruments AM6548 Datasheet HTML 158Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 299 page
background image
VIN0_PCLK
(Negative-edge clocking)
VIN_DATA[15:0]
CAL_CCDC_TIMINGS_02
V4
V5
VIN0_PCLK
(Positive-edge clocking)
CAL_CCDC_TIMINGS_01
VIN0_PCLK
V2
V1
V3
154
AM6548, AM6528, AM6546
AM6526, AM6527
SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
5.11.5 Peripherals
5.11.5.1 VIN
Table 5-28, Figure 5-26, and Figure 5-27 present timing requirements for LVDSRX interface.
Table 5-28. Timing Requirements for LVDSRX (1)
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
V1
tc(PCLK)
Cycle time, VIN0_PCLK
Positive-edge
Reference Clock
5.76(1)
ns
V2
tw(PCLKH)
Pulse duration, VIN0_PCLK high
Positive-edge
Reference Clock
0.45 × P
(2)
ns
V3
tw(PCLKL)
Pulse duration, VIN0_PCLK low
Positive-edge
Reference Clock
0.45 × P
(2)
ns
V4
tsu(PCLK-CTL/DATA)
Input setup time, control (VIN0_HD, VIN0_VD) and
data (VIN0_DATA[15:0]) valid to VIN0_PCLK transition
Positive-edge
Reference Clock
2.38
ns
V5
th(CTL/DAT-PCLK)
Input hold time, control (VIN0_HD, VIN0_VD) valid to
VIN0_PCLK transition
Positive-edge
Reference Clock
-0.05
ns
(1) For maximum frequency of 165 MHz
(2) P = VIN0_PCLK period
Figure 5-26. LVDSRX Input Clock Signal
Figure 5-27. LVDSRX Input Timings
5.11.5.2 CPSW2G
For more details about features and additional description information on the device Gigabit Ethernet
MAC, see the corresponding sections within Section 4.3, Signal Descriptions and Section 6, Detailed
Description.
5.11.5.2.1 CPSW2G MDIO Interface Timings
Table 5-29, Table 5-30, and Figure 5-28 present timing requirements for MDIO.
Table 5-29. Timing Requirements for MDIO Input
NO.
PARAMETER
MIN
MAX
UNIT
MDIO1
tsu(MDIO_MDC)
Setup time, MDIO_DATA valid before MDIO_CLK high
90
ns
MDIO2
th(MDIO_MDC)
Hold time, MDIO_DATA valid after MDIO_CLK high
0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com