ADCLK950 datasheet(1/12 Pages) AD

номер детали	ADCLK950

подробное описание детали	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer

PDF	12 Pages

Scroll/Zoom	100%

производитель	AD [Analog Devices]

домашняя страница	http://www.analog.com

Logo

1 / 12 page

Two Selectable Inputs, 10 LVPECL Outputs,

SiGe Clock Fanout Buffer

Data Sheet

ADCLK950

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

FEATURES

2 selectable differential inputs

4.8 GHz operating frequency

75 fs rms broadband random jitter

On-chip input terminations

3.3 V power supply

APPLICATIONS

Low jitter clock distribution

Clock and data signal restoration

Level translation

Wireless communications

Wired communications

Medical and industrial imaging

ATE and high performance instrumentation

GENERAL DESCRIPTION

The ADCLK950 is an ultrafast clock fanout buffer fabricated

on the Analog Devices, Inc., proprietary XFCB3 silicon germanium

(SiGe) bipolar process. This device is designed for high speed

applications requiring low jitter.

The device has two selectable differential inputs via the IN_SEL

control pin. Both inputs are equipped with center tapped,

differential, 100 Ω on-chip termination resistors. The inputs

accept dc-coupled LVPECL, CML, 3.3 V CMOS (single-ended),

and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A

VREFx pin is available for biasing ac-coupled inputs.

The ADCLK950 features 10 full-swing emitter coupled logic

(ECL) output drivers. For LVPECL (positive ECL) operation,

bias VCC to the positive supply and VEE to ground. For ECL

operation, bias VCC to ground and VEE to the negative supply.

The output stages are designed to directly drive 800 mV each

side into 50 Ω terminated to VCC − 2 V for a total differential

output swing of 1.6 V.

The ADCLK950 is available in a 40-lead LFCSP and specified

for operation over the standard industrial temperature range of

−40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

Q0

Q1

Q2

Q3

Q4

Q5

Q6

Q7

Q8

Q9

VT0

VREF0

VREF1

IN_SEL

CLK0

VT1

CLK1

LVPECL

ADCLK950

REFERENCE

Figure 1.

Аналогичный номер детали - ADCLK950

производитель	номер детали	датащи	подробное описание детали
Analog Devices	ADCLK950	879Kb / 12P	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK950/PCBZ	879Kb / 12P	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK950BCPZ	879Kb / 12P	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK950BCPZ-REEL7	879Kb / 12P	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0

More results

Аналогичное описание - ADCLK950

производитель	номер детали	датащи	подробное описание детали
Analog Devices	ADCLK946	476Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK948	716Kb / 12P	Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK950	879Kb / 12P	Two Selectable Inputs, 10 LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK954	350Kb / 12P	Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer REV. A
	ADCLK944	227Kb / 12P	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
Cypress Semiconductor	CY2DP1510	303Kb / 13P	1:10 LVPECL Fanout Buffer with Selectable Clock Input
Integrated Device Techn...	ICS853S014I	248Kb / 20P	Two selectable differential LVPECL clock inputs
Analog Devices	ADCLK946	335Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer 8/2017-Rev. A to Rev. B
	ADCLK948	387Kb / 12P	Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer 8/2016-Rev. A to Rev. B
	ADCLK954	386Kb / 12P	Two Selectable Inputs, 12 LVPECL Outputs, SiGe Clock Fanout Buffer 8/2016-Rev. B to Rev. C

More results

ADCLK950 датащи(PDF) 1 Page - Analog Devices

ADCLK950 датащи(HTML) 1 Page - Analog Devices

Аналогичный номер детали - ADCLK950

Аналогичное описание - ADCLK950

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

датащи скачать

ссылки URL