поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SCF5250 датащи(PDF) 32 Page - Motorola, Inc

номер детали SCF5250
подробное описание детали  SCF5250 Integrated ColdFire Microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MOTOROLA [Motorola, Inc]
домашняя страница  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

SCF5250 датащи(HTML) 32 Page - Motorola, Inc

Back Button SCF5250 Datasheet HTML 28Page - Motorola, Inc SCF5250 Datasheet HTML 29Page - Motorola, Inc SCF5250 Datasheet HTML 30Page - Motorola, Inc SCF5250 Datasheet HTML 31Page - Motorola, Inc SCF5250 Datasheet HTML 32Page - Motorola, Inc SCF5250 Datasheet HTML 33Page - Motorola, Inc SCF5250 Datasheet HTML 34Page - Motorola, Inc SCF5250 Datasheet HTML 35Page - Motorola, Inc SCF5250 Datasheet HTML 36Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 48 page
background image
SCF5250 Integrated ColdFire® Microprocessor Data Sheet, Rev. 1.1
Electrical Characteristics
Freescale Semiconductor
32
Table 25. I2C-Bus Input Timing Specifications Between SCL and SDA
Num
Characteristic
Units
Min
Max
M1
Start Condition Hold Time
2
—
bus clocks
M2
Clock Low Period
8
—
bus clocks
M3
SCL/SDA Rise Time
(VIL= 0.5 V to VIH = 2.4 V)
—1
mSec
M4
Data Hold Time
0
—
nSec
M5
SCL/SDA Fall Time
(VIH= 2.4 V to VIL = 0.5 V)
—1
mSec
M6
Clock High time
4
—
bus clocks
M7
Data Setup Time
0
—
nSec
M8
Start Condition Setup Time
(for repeated start condition only)
2
—
bus clocks
M9
Stop Condition Setup Time
2
—
bus clocks
Table 26. I2C-Bus Output Timing Specifications Between SCL and SDA
Num
Characteristic
Units
Min
Max
M11
Start Condition Hold Time
6
—
bus clocks
M21
Clock Low Period
10
—
bus clocks
M32
SCL/SDA Rise Time
(VIL= 0.5 V to VIH = 2.4 V)
note 2
note 2
mSec
M41
Data Hold Time
7
—
bus clocks
M53
SCL/SDA Fall Time
(VIH= 2.4 V to VIL = 0.5 V)
—
3
nSec
M61
Clock High time
10
—
bus clocks
M71
Data Setup Time
2
—
bus clocks
M81
Start Condition Setup Time
(for repeated start condition only)
20
—
bus clocks
M91
Stop Condition Setup Time
10
—
bus clocks
1.
Note: Output numbers are dependent on the value programmed into the MFDR; an MFDR programmed
with the maximum frequency (MFDR = 0x20) will result in minimum output timings as shown in the above
table. The MBUS interface is designed to scale the actual data transition time to move it to the middle of
the SCL low period. The actual position is affected by the prescale and division values programmed into
the MFDR; however, numbers given in the above table are the minimum values.
2.
Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the
time required for SCL or SDA to reach a high level depends on external signal capacitance and pull-up
resistor values.
3.
Specified at a nominal 20 pF load.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com