AS72651 datasheet(21/66 Pages) AMSCO

21 / 66 page

ams Datasheet

Page 21

[v1-03] 2017-Oct-17

Document Feedback

AS72651 − Detailed Description

Interrupt Operation

Interrupt operation is only needed for AS72651 as it transpar-

ently controls data collection from the AS72652 (if used) or

AS72653 (if used).

If BANK is set in the AS72651 to Mode 0 or Mode 1, data is ready

after the 1st integration time. If BANK is set to Mode 2, data is

ready after two integration times.

For interrupt operation using I²C registers, if interrupts are en-

abled and data is ready, the INT pin is set low and DATA_RDY is

set to 1. The INT line is released (returns high) when the control

registers are read. For multi-byte sensor data (2 or 4 bytes), after

the 1st byte is read the remaining bytes are shadow protected

in case an integration cycle completes just after the 1st byte is

read. The sensors continue to gather information at the rate of

the integration time, hence if the sensor registers are not read

when the interrupt line goes low, it will stay low and the next

cycle’s sensor data will be available in the registers at the end

of the next integration cycle.

For interrupt operation using AT Commands, if interrupts are

enabled and data is ready the INT pin is set low and is released

(returns high) after any sensor data is read.

Required Flash Memory

Serial flash EPROM is a required operating companion for this

device, and enables the I²C and UART interfaces, as well as

enabling calibrated data results. Supported device types are

noted in Ordering Information at the end of this document.

Required operating code can be downloaded at

download.ams.com.

I²C Slave Interface

If selected by the I2C_ENB pin setting, interface and control can

be accomplished through an I²C compatible slave interface to

a set of registers that provide access to device control functions

and output data. These registers on the AS72651 are, in reality,

implemented as virtual registers in software. The actual I²C slave

hardware registers number only three and are described in the

table below. The steps necessary to access the virtual registers

defined in the following are explained in pseudocode for exter-

nal I²C master writes and reads below.

I²C Feature List

• Fast mode (400kHz) and standard mode (100kHz) support.

• 7+1-bit addressing mode.

• Write format: Byte.

• Read format: Byte.

AS72651 датащи(PDF) 21 Page - ams AG

AS72651 датащи(HTML) 21 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

датащи скачать

ссылки URL