LTC4312 datasheet(4/20 Pages) LINER

4 / 20 page

LTC4314

4314f

ELECTRICAL CHARACTERISTICS The l denotes the speciﬁcations which apply over the full operating

temperature range, otherwise speciﬁcations are at TA = 25°C. VCC = VCC2 = 3.3V unless otherwise noted.

SYMBOL

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

tLH_EN

ENABLE1-4 High to Buffer Active

0.56

μs

ILEAK

Input Leakage Current

DISCEN = ENABLE1–4 Pins = 5.5V

0.1

±10

μA

IACC(IN, HL)

ACC High, Low Input Current

VCC = 5V, VACC = 5V, 0V

±23

±40

μA

IACC(IN, Z)

Allowable Leakage Current in

Open State

VCC = 5V

±5

μA

IACC(EN, Z)

ACC High Z Input Current

VCC = 5V

±5

μA

VACC(L, TH)

ACC Input Low Threshold Voltages

VCC = 5V

0.2•VCC

0.3•VCC

0.4•VCC

VACC(H,TH)

ACC Input High Threshold Voltages

VCC = 5V

0.7•VCC

0.8•VCC

0.9•VCC

Stuck Low Timeout Circuitry

tTIMEOUT

Bus Stuck Low Timer

SDAOUT or SCLOUT < 0.3•VCC

VFAULT(OL)

FAULT Output Low Voltage

IFAULT = 3mA

0.4

IFAULT(OH)

FAULT Leakage Current

0.1

±5

μA

I2C Interface Timing

fSCL(MAX)

I2C Frequency Max

(Note 6)

400

kHz

tPDHL

SCL, SDA Fall Delay

VCC = 3V to 5.5V, CBUS = 50pF, IBUS = 1mA (Note 6)

100

SCL, SDA Fall Times

VCC = 3V to 5.5V, CBUS = 50pF, IBUS = 1mA (Note 6)

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute

Maximum Rating condition for extended periods may affect device

reliability and lifetime.

Note 2: All currents into pins are positive and all voltages are referenced to

GND unless otherwise indicated.

Note 3: SDAIN, SCLIN pulled low.

Note 4: VMIN = minimum of VCC and VCC2 if VCC2 > 2.25V else VMIN = VCC.

Note 5: VIL is tested for the following (VCC, VCC2) combinations:

(2.9V, 5.5V), (5.5V, 2.25V), (3.3V, 3.3V) and (5V, 0V).

Note 6: Guaranteed by design and not tested.

Note 7: Measured in a special DC mode with VSDA,SCL = VRTA(TH) + 1V.

The transient IRTA seen during rising edges when ACC is low will depend

on the bus loading condition and the slew rate of the bus. The LTC4314’s

internal slew rate control circuitry limits the maximum bus rise rate to

75V/μs by controlling the transient IRTA.

LTC4312 датащи(PDF) 4 Page - Linear Technology

LTC4312 датащи(HTML) 4 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

датащи скачать

ссылки URL