CM6533DH datasheet(39/60 Pages) CMEDIA

39 / 60 page

CM6533,CM6533N,CM6533X1,CM6533DH

USB Audio Chip

Page 39 / 60

www.cmedia.com.tw

Rev.1.6

Others: Reserved

busy

The 2-wire serial bus status, 0: idle, 1: busy

(POR)

**Note: When I2C issue interrupt to MCU, MCU needs to read the data numbers that threshold data count specified.

And waits another interrupt until the total data transfer completed.

6.8.14

I2C Slave Memory Address Pointer(MAP) Register

Address: 36h

Bits

R/W

Bit Mnemonic

Description

Default

7:0

R/W

MCU_MAP

The memory addresses of the read or write transactions

from MCU. Address 0 is reserved for initiated

transaction.

00h

(POR)

6.8.15

I2C Slave Status Register

Address: 37h

Bits

R/W

Bit Mnemonic

Description

Default

R/W

Sync_en

Synchronization Enable

1: enable (the synchronization selection bit will decide

the method adopted).

0: disable (MCU and ARC should guarantee no data lost

themselves).

(POR)

R/W

Int_polarity

The polarity control of pin INT_OUT (initiated

transaction interrupt),

0: high active, 1: low active

(POR)

5:4

R/W

Slave_addr

Slave Device Address

00: select 0001000 (10h) as slave address

01: select 0001001 (12h) as slave address

10: select 0001010 (14h) as slave address

11: select 0001011 (16h) as slave address

01b

(POR)

R/W

Sync_sel

Synchronization Method Selection

1: Data synchronization. When this bit is one, if the

current transaction has not been serviced by ARC, the

clock line of the 2-wire serial bus will be pulled low.

Under this situation, the MCU cannot start a new

transaction or continue the current read transaction

until the clock line goes back to high.

0: Ready pin synchronization. If the MCU cannot support

open drain 2-wire serial bus, this bit should be set to

zero. Under this situation, the MCU cannot start a new

transaction or continue the current read transaction

until the pin XSLAVE_RDY goes high to signal that the

driver has serviced the current transaction. Driver

should use “driver acknowledge” to signal the processing

of the current transaction is completed.

(POR)

R/W

Int_mask

Interrupt Mask

0: interrupt will happen at a read/write transaction

received or a driver initiated transaction failed

1: interrupt will not happen

(POR)

R/W

Dri_init_tran

Driver initiated transaction

Write 1 to start Driver initiated transaction. This bit is

cleared automatically, after ARC initiated transaction

starts. The ARC initiated transaction should be issued

only when the 2-wire slave serial bus is idle. Otherwise,

it will be ignored. The ARC initiated transaction will

(POR)

CM6533DH датащи(PDF) 39 Page - C-Media Electronics

CM6533DH датащи(HTML) 39 Page - C-Media Electronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL