MP8848 – 6A, HIGHLY EFFICIENT, SYNC, STEP-DOWN SWITCHER WITH I

MP8848 Rev. 1.0

www.MonolithicPower.com

6

2/16/2017

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2017 MPS. All Rights Reserved.

I/O LEVEL CHARACTERISTICS

Parameter

Symbol

Condition

HS-Mode

LS-Mode

Units

Min

Max

Min

Max

Low-level input voltage

-0.5

0.3Vcc

-0.5

V

High-level input voltage

V

Hysteresis of Schmitt

trigger inputs

-

-

V

-

-

Low-level output voltage

(open drain) at 3mA sink

current

0

0.4

0

0.4

V

0

0

Low-level output current

-

3

-

3

mA

Transfer gate on

resistance for currents

between SDA and

SCAH, or SCL and

SCLH

VOL level, IOL = 3mA

-

50

-

50

Ω

Transfer gate on

resistance between

SDA and SCAH, or SCL

and SCLH

Both signals (SDA and

SDAH, or SCL and

50

-

50

-

kΩ

Pull-up current of the

SCLH current source

SCLH output levels

2

6

2

6

mA

Rise time of the SCLH

or SCL signal

Output rise time (current

source enabled) with an

external pull-up current

source of 3mA

Capacitive load from

10pF to 100pF

10

40

ns

Capacitive load of 400pF

20

80

ns

Fall time of the SCLH or

SCL signal

Output fall time (current

source enabled) with an

external pull-up current

source of 3mA

Capacitive load from

10pF to 100pF

10

40

ns

Capacitive load of 400pF

20

80

20

250

ns

Rise time of SDAH

signal

Capacitive load from

10pF to 100pF

10

80

-

-

ns

Capacitive load of 400pF

20

160

20

250

ns

Fall time of SDAH signal

Capacitive load from

10pF to 100pF

10

80

-

-

ns

Capacitive load of 400pF

20

160

20

250

ns

Input current for each

I/O pin

Input voltage between

-

10

-10

+10

μA

Capacitance for each

I/O pin

-

10

-

10

pF