MP8845C – 5A HIGH EFFICIENT SYNC. STEP DOWN SWITCHER WITH I2C

MP8845C Rev. 1.02

www.MonolithicPower.com

4

4/25/2014

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2014 MPS. All Rights Reserved.

I/O LEVEL CHARACTERISTICS

Parameter

Symbol

Condition

HS-Mode

LS-Mode

Units

Min

Max

Min

Max

Low-level input voltage

-0.5

0.3Vcc

-0.5

0.3Vcc

V

High-level input voltage

0.7Vcc

Vcc+0.5

0.7Vcc Vcc+0.5

V

Hysteresis of Schmitt

trigger inputs

Vcc>2V

0.05Vcc

-

0.05Vcc

-

V

Vcc<2V

0.1Vcc

-

0.1Vcc

-

Low-level output

voltage(Open drain) at

3mA sink current

Vcc>2V

0

0.4

0

0.4

V

Vcc<2V

0

0.2Vcc

0

0.2Vcc

Low-level output current

-

3

-

3

mA

Transfer gate on

resistance for currents

between SDA and

SCAH, or SCL and

SCLH

VOL level, IOL=3mA

-

50

-

50

Ω

Transfer gate on

resistance between SDA

and SCAH, or SCL and

SCLH

Both signals (SDA and

SDAH, or SCL and

SCLH) at Vcc level

50

-

50

-

kΩ

Pull-up current of the

SCLH current source

SCLH output levels

between 0.3Vcc and

0.7Vcc

2

6

2

6

mA

Rise time of the SCLH or

SCL signal

Output rise time

(current source

enabled) with an

external pull-up current

source of 3mA

Capacitive load from

10pF to 100pF

10

40

ns

Capacitive load of

400pF

20

80

ns

Fall time of the SCLH or

SCL signal

Output fall time

(current source

enabled) with an

external pull-up current

source of 3mA

Capacitive load from

10pF to 100pF

10

40

ns

Capacitive load of

400pF

20

80

20

250

ns

Rise time of SDAH signal

Capacitive load from

10pF to 100pF

10

80

-

-

ns

Capacitive load of

400pF

20

160

20

250

ns