поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RFPIC12F675F датащи(PDF) 21 Page - Microchip Technology

номер детали RFPIC12F675F
подробное описание детали  20-Pin FLASH-Based 8-Bit CMOS Microcontroller with UHF ASK/FSK Transmitter
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

RFPIC12F675F датащи(HTML) 21 Page - Microchip Technology

Back Button RFPIC12F675F Datasheet HTML 17Page - Microchip Technology RFPIC12F675F Datasheet HTML 18Page - Microchip Technology RFPIC12F675F Datasheet HTML 19Page - Microchip Technology RFPIC12F675F Datasheet HTML 20Page - Microchip Technology RFPIC12F675F Datasheet HTML 21Page - Microchip Technology RFPIC12F675F Datasheet HTML 22Page - Microchip Technology RFPIC12F675F Datasheet HTML 23Page - Microchip Technology RFPIC12F675F Datasheet HTML 24Page - Microchip Technology RFPIC12F675F Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 136 page
background image
 2003 Microchip Technology Inc.
Preliminary
DS70091A-page 19
rfPIC12F675
3.2.2
INTERRUPT-ON-CHANGE
Each of the GPIO pins is individually configurable as an
interrupt-on-change pin. Control bits IOC enable or
disable the interrupt function for each pin. Refer to
Register 3-4. The interrupt-on-change is disabled on a
Power-on Reset.
For enabled interrupt-on-change pins, the values are
compared with the old value latched on the last read of
GPIO. The ‘mismatch’ outputs of the last read are OR'd
together to set, the GP Port Change Interrupt flag bit
(GPIF) in the INTCON register.
This interrupt can wake the device from SLEEP. The
user, in the Interrupt Service Routine, can clear the
interrupt in the following manner:
a)
Any read or write of GPIO. This will end the
mismatch condition.
b)
Clear the flag bit GPIF.
A mismatch condition will continue to set flag bit GPIF.
Reading GPIO will end the mismatch condition and
allow flag bit GPIF to be cleared.
REGISTER 3-4:
IOC — INTERRUPT-ON-CHANGE GPIO REGISTER (ADDRESS: 96h)
Note:
If a change on the I/O pin should occur
when the read operation is being executed
(start of the Q2 cycle), then the GPIF inter-
rupt flag may not get set.
U-0
U-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
IOC5
IOC4
IOC3
IOC2
IOC1
IOC0
bit 7
bit 0
bit 7-6
Unimplemented: Read as ‘0’
bit 5-0
IOC<5:0>: Interrupt-on-Change GPIO Control bit
1
= Interrupt-on-change enabled
0
= Interrupt-on-change disabled
Note 1: Global interrupt enable (GIE) must be enabled for individual interrupts to be
recognized.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com