| поискавой системы для электроныых деталей |
|
SPH1668LM4H-1 датащи(PDF) 4 Page - Knowles Electronics |
|
|
|||||||||||||||||||||||||||||
SPH1668LM4H-1 датащи(HTML) 4 Page - Knowles Electronics |
|
4 / 14 page ![]() Revision: A 03/04/2015 Sheet 4 of 14 ©2014 Knowles Electronics Microphone Interface Specifications Parameter Symbol Conditions Min Typ Max Units Logic Input High VIH 0.7xVDD - VDD+0.3 V Logic Input Low VIL -0.3 - 0.3xVDD V Logic Output High VOH IOUT = 2 mA VDD -0.45 - - V Logic Output Low VOL IOUT = 2 mA - - 0.45 V Clock Duty Cycle fCLOCK ≤ 2.4 MHz 40 - 60 % 2.4MHz ≤ fCLOCK ≤ 4.8 MHz 48 50 52 % Clock Rise/Fall Time tEDGE TIL / TIH = 30% / 70% - - 3 ns Delay Time for Data Assertion tDD 18 28 40 ns Delay Time for High Z 7 tDZ 3 - 16 ns 1 100% tested. 2 I DD varies with CLOAD according to: ΔIDD = 0.5*VDD*ΔCLOAD*fCLOCK. 3 Typical and Maximum specifications are measured at standard test conditions. 4 Valid microphones states are: Powered Down Mode (mic off), Sleep Mode (low current, DATA = high-Z, fast startup), Low-Power Mode (low clock speed) and Standard Performance Mode (normal operation). 5 Time from f CLOCK < 250 kHz to ISLEEP specification is met when transitioning from Active Mode to Sleep Mode. 6 Time from f CLOCK ≥ 351 kHz to all applicable specifications are met when transitioning from Sleep Mode to Active Mode. 7 tHOLD is dependent on CLOAD. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |