SLG46532 datasheet(92/184 Pages) DIALOG

92 / 184 page

SLG46532_DS_108

Page 91 of 183

SLG46532

9.8.3 4-Bit LUT or 16-Bit Counter / Delay Macrocells Used as 16-Bit Counter / Delay Register Settings

Table 76. CNT/DLY0 Register Settings

Signal Function

Address

LUT4_0 or

Counter0 Select

reg<1193>

0: LUT4_0

1: Counter0

Delay0 Mode Select

or asynchronous

counter reset

reg<1313:1312> 00: on both falling and rising edges (for delay & counter reset)

01: on falling edge only (for delay & counter reset)

10: on rising edge only (for delay & counter reset)

11: no delay on either falling or rising edges / high level reset

Counter/delay0

Clock Source Select

reg<1316:1314> 000: Internal OSC clock

001: OSC/4

010: OSC/12

011: OSC/24

100: OSC/64

101: 25MHz OSC clock

110: External Clock

111: Counter6 Overflow

CNT0/FSM0's Q are

Set to data or Reset

to 0s Selection

reg<1317>

0: Reset to 0s

1: Set to data (Reg<1583:1576, 1591:1584>)

Counter/delay0

Mode Selection

reg<1319:1318> 00: Delay mode

01: One Shot

10: Freq. Detect

11: Counter mode

Counter/delay0

Control Data

reg<1591:1576> 1 - 16384 (Delay Time = [Counter Control Data + 1] / Freq)

CNT/DLY1 Register Settings

Signal Function

Address

LUT4_1 or

Counter1 Select

reg<1192>

0: LUT4_1

1: Counter1

Delay1 Mode Select

or asynchronous

counter reset

reg<1321:1320> 00: on both falling and rising edges (for delay & counter reset)

01: on falling edge only (for delay & counter reset)

10: on rising edge only (for delay & counter reset)

11: no delay on either falling or rising edges / high level reset

Counter/delay1

Clock Source Select

reg<1324:1322> 000: Internal OSC clock

001: OSC/4

010: OSC/12

011: OSC/24

100: OSC/64

101: 25MHz OSC clock

110: External Clock

111: Counter0 Overflow

CNT0/FSM0's Q are

Set to data or Reset

to 0s Selection

reg<1325>

0: Reset to 0s

1: Set to data (Reg<1599:1592, 1607:1600>)

Counter/delay1

Mode Selection

reg<1327:1326> 00: Delay mode

01: One Shot

10: Freq. Detect

11: Counter mode

Counter/delay1

Control Data

reg<1607:1592> 1 - 16384 (Delay Time = [Counter Control Data + 1] / Freq)

SLG46532 датащи(PDF) 92 Page - Dialog Semiconductor

SLG46532 датащи(HTML) 92 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL