| поискавой системы для электроныых деталей |
|
FDMF4061 датащи(PDF) 21 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
FDMF4061 датащи(HTML) 21 Page - ON Semiconductor |
|
21 / 32 page ![]() © 2016 Fairchild Semiconductor Corporation www.fairchildsemi.com FDMF4061 Rev.1.0 20 Typical Performance Characteristics (Q2 N-Channel) Tj = 25°C unless otherwise noted. 0 12 24 36 48 60 0 2 4 6 8 10 ID = 25 A VDD = 40 V VDD = 20 V Qg, GATE CHARGE (nC) VDD = 30 V Figure 56. Gate Charge Characteristics 0.1 1 10 60 1 10 100 1000 10000 f = 1 MHz VGS = 0 V VDS, DRAIN TO SOURCE VOLTAGE (V) Crss Coss Ciss Figure 57. Capacitance vs. Drain to Source Voltage 25 50 75 100 125 150 0 20 40 60 80 100 RJC = 3.48 o C/W VGS = 10 V T C , CASE TEMPERATURE ( o C ) Figure 58. Maximum Continuous Drain Current vs. Case Temperature 0.1 1 10 100 0.1 1 10 100 1000 CURVE BENT TO MEASURED DATA 10 us DC 10 ms 1 ms 100 us VDS, DRAIN to SOURCE VOLTAGE (V) THIS AREA IS LIMITED BY r DS(on) SINGLE PULSE TJ = MAX RATED RJC = 3.48 oC/W TC = 25 oC Figure 59. Forward Bias Safe Operating Area 10 -5 10 -4 10 -3 10 -2 10 -1 1 1 10 100 1000 10000 100000 SINGLE PULSE RJC = 3.48 oC/W TC = 25 oC t, PULSE WIDTH (sec) Figure 60. Single Pulse Maximum Power Dissipation |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |