| поискавой системы для электроныых деталей |
|
CS53L32A датащи(PDF) 20 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS53L32A датащи(HTML) 20 Page - Cirrus Logic |
|
20 / 40 page ![]() CS53L32A 20 DS513F1 4.5 MASTER CLOCK DIVIDE Interface Control Register (address 02h) Access: R/W in Two Wire Mode and write only in SPI. Default: 0 - Disabled Function: Divides MCLK by two prior to all other chip circuitry. 4.6 MASTER CLOCK RATIO Interface Control Register (address 02h) Access: R/W in Two Wire Mode and write only in SPI. Default: 0 - 128x Function: Sets the ratio of MCLK to LRCK. 76543 210 RESERVED MCLKDIV RATIO1 RATIO0 MASTER DIF2 DIF1 DIF0 MCLKDIV MODE 0 Disabled 1 Enabled Table 4. Master Clock Divide Select 76543 210 RESERVED MCLKDIV RATIO1 RATIO0 MASTER DIF2 DIF1 DIF0 RATIO1,0 MCLK/LRCK RATIO (MCLKDIV=0) MCLK/LRCK RATIO (MCLKDIV=1) 0 128x 256x 1 192x 384x 2 256x 512x 3 384x 768x Table 5. MCLK/LRCK Ratios |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |