поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SLG46121 датащи(PDF) 80 Page - Dialog Semiconductor

номер детали SLG46121
подробное описание детали  Personal Computers and Servers
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DIALOG [Dialog Semiconductor]
домашняя страница  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG46121 датащи(HTML) 80 Page - Dialog Semiconductor

Back Button SLG46121 Datasheet HTML 76Page - Dialog Semiconductor SLG46121 Datasheet HTML 77Page - Dialog Semiconductor SLG46121 Datasheet HTML 78Page - Dialog Semiconductor SLG46121 Datasheet HTML 79Page - Dialog Semiconductor SLG46121 Datasheet HTML 80Page - Dialog Semiconductor SLG46121 Datasheet HTML 81Page - Dialog Semiconductor SLG46121 Datasheet HTML 82Page - Dialog Semiconductor SLG46121 Datasheet HTML 83Page - Dialog Semiconductor SLG46121 Datasheet HTML 84Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 98 page
background image
000-0046121--106
Page 79 of 97
SLG46121
16.3 Macrocells Output States During POR Sequence
To have a full picture of SLG46121 operation during powering and POR sequence, review the overview the macrocell output
states during the POR sequence (Figure 51 describes the output signals states).
First, before the NVM has been reset, all macrocells have their output set to logic LOW (except the output PINs which are in high
impedance state). Before the NVM is ready, all macrocell outputs are unpredictable (except the output PINs). On the next step,
some of the macrocells start initialization: input pins output state becomes LOW; LUTs also output LOW. Only P DLY macrocell
configured as edge detector becomes active at this time. After that input PINs are enabled. Next, only LUTs are configured. Next,
all other macrocells are initialized. After macrocells are initialized, internal POR matrix signal switches from LOW to HIGH. The
last are output PINs that become active and determined by the input signals.
Figure 51. Internal Macrocell States during POR sequence
Unpredictable
Unpredictable
Unpredictable
Unpredictable
Unpredictable
Unpredictable
Unpredictable
Unpredictable
VDD
Input PIN_out
to matrix
LUT_out
to matrix
Programmable Delay_out
to matrix
Prog. Edge_Detector_out
to matrix
DFF/Latch_out
to matrix
Delay_out
to matrix
POR_out
to matrix
Ext. GPO
VDD_out
to matrix
Determined by Input signals
Determined by Input signals
Starts to detect input edges
Determined by Input signals
Determined by Input signals
Determined by Input signals
Starts to detect input edges
Determined by input signals
Determined by External Signal
Guaranteed HIGH before POR_GPI
Determined by input signals
OUT = IN without Delay
Determined by initial state
Determined by input signals
OUT = IN without Delay
Tri-state
t
t
t
t
t
t
t
t
t
t



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com