поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FDMF3030 датащи(PDF) 13 Page - ON Semiconductor

номер детали FDMF3030
подробное описание детали  Extra-Small, High-Performance, High-Frequency, DrMOS Module
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ONSEMI [ON Semiconductor]
домашняя страница  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

FDMF3030 датащи(HTML) 13 Page - ON Semiconductor

Back Button FDMF3030 Datasheet HTML 9Page - ON Semiconductor FDMF3030 Datasheet HTML 10Page - ON Semiconductor FDMF3030 Datasheet HTML 11Page - ON Semiconductor FDMF3030 Datasheet HTML 12Page - ON Semiconductor FDMF3030 Datasheet HTML 13Page - ON Semiconductor FDMF3030 Datasheet HTML 14Page - ON Semiconductor FDMF3030 Datasheet HTML 15Page - ON Semiconductor FDMF3030 Datasheet HTML 16Page - ON Semiconductor FDMF3030 Datasheet HTML 17Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 21 page
background image
© 2012 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FDMF3030 • Rev. 1.0.0
12
Functional Description
The FDMF3030 is a driver-plus-FET module optimized
for the synchronous buck converter topology. A single
PWM input signal is all that is required to properly drive
the high-side and the low-side MOSFETs. Each part is
capable of driving speeds up to 1MHz.
VCIN and Disable (DISB#)
The VCIN pin is monitored by an Under-Voltage Lockout
(UVLO) circuit. When VCIN rises above ~3.3V, the driver
is enabled. When VCIN falls below ~2.95V, the driver is
disabled (GH, GL=0). The driver can also be disabled by
pulling the DISB# pin LOW (DISB# < VIL_DISB), which
holds both GL and GH LOW regardless of the PWM
input state. The driver can be enabled by raising the
DISB# pin voltage HIGH (DISB# > VIH_DISB).
Table 1.
UVLO and Disable Logic
UVLO
DISB#
Driver State
0
X
Disabled (GH, GL=0)
1
0
Disabled (GH, GL=0)
1
1
Enabled (see Table 2)
1
Open
Disabled (GH, GL=0)
Note:
3.
DISB# internal pull-down current source is 10µA.
Thermal Warning Flag (THWN#)
The FDMF3030 provides a thermal warning flag
(THWN#) to warn of over-temperature conditions. The
thermal warning flag uses an open-drain output that
pulls to CGND when the activation temperature (150°C)
is reached. The THWN# output returns to a high-
impedance state once the temperature falls to the reset
temperature (135°C). For use, the THWN# output
requires a pull-up resistor, which can be connected to
VCIN. THWN# does NOT disable the DrMOS module.
Figure 28.
THWN Operation
Three-State PWM Input
The FDMF3030 incorporates a three-state 5V PWM
input gate drive design. The three-state gate drive has
both logic HIGH level and LOW level, along with a
three-state shutdown window. When the PWM input
signal enters and remains within the three-state window
for a defined hold-off time (tD_HOLD-OFF), both GL and GH
are pulled LOW. This enables the gate drive to shut
down both high-side and low-side MOSFETs to support
features such as phase shedding, which is common on
multi-phase voltage regulators.
Exiting Three-State Condition
When exiting a valid three-state condition, the
FDMF3030 follows the PWM input command. If the
PWM input goes from three-state to LOW, the low-side
MOSFET is turned on. If the PWM input goes from
three-state to HIGH, the high-side MOSFET is turned
on. This is illustrated in Figure 29. The FDMF3030
design allows for short propagation delays when exiting
the three-state window (see Electrical Characteristics).
Low-Side Driver
The low-side driver (GL) is designed to drive a ground-
referenced, low-RDS(ON), N-channel MOSFET. The bias
for GL is internally connected between the VDRV and
CGND pins. When the driver is enabled, the driver's
output is 180° out of phase with the PWM input. When
the driver is disabled (DISB#=0V), GL is held LOW.
High-Side Driver
The high-side driver (GH) is designed to drive a floating
N-channel MOSFET. The bias voltage for the high-side
driver is developed by a bootstrap supply circuit
consisting of the internal Schottky diode and external
bootstrap capacitor (CBOOT). During startup, VSWH is held
at PGND, allowing CBOOT to charge to VDRV through the
internal diode. When the PWM input goes HIGH, GH
begins to charge the gate of the high-side MOSFET
(Q1). During this transition, the charge is removed from
CBOOT and delivered to the gate of Q1. As Q1 turns on,
VSWH rises to VIN, forcing the BOOT pin to VIN + VBOOT,
which provides sufficient VGS enhancement for Q1. To
complete the switching cycle, Q1 is turned off by pulling
GH to VSWH. CBOOT is then recharged to VDRV when VSWH
falls to PGND. GH output is in-phase with the PWM
input. The high-side gate is held LOW when the driver is
disabled or the PWM signal is held within the three-state
window for longer than the three-state hold-off time,
tD_HOLD-OFF.
150°C
Activation
Temperature
TJ_driver IC
Thermal
Warning
Normal
Operation
HIGH
LOW
135°C Reset
Temperature
THWN#
Logic
State



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com