| поискавой системы для электроныых деталей |
|
PEF80902 датащи(PDF) 21 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
PEF80902 датащи(HTML) 21 Page - Infineon Technologies AG |
|
21 / 83 page ![]() PEF 80902 Functional Description Data Sheet 13 2001-11-12 2 Functional Description 2.1 Reset Generation External Reset Input At the RST input an external reset can be applied forcing the T-SMINTâO in the reset state. This external reset signal is additionally fed to the RSTO output. Reset Ouput If VDDDET is active, then the deactivation of a reset output on RSTO is delayed by tDEACT (see Table 28). Reset Generation The T-SMINTâO has an on-chip reset generator based on a Power-On Reset (POR) and Under Voltage Detection (UVD) circuit (see Table 28). The POR/UVD requires no external components. The POR/UVD circuit can be disabled via pin VDDDET. The requirements on VDD ramp-up during power-on reset are described in Chapter 4.6.3. Clocks and Data Lines During Reset During reset the data clock (DCL) and the frame synchronization (FSC) keep running. During reset DD and DU are high; with the exception of: • The output C/I code from the U-Transceiver on DD is ’DR’ = 0000 • The output C/I code from the S-Transceiver on DU is ’TIM’ = 0000. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |