| поискавой системы для электроныых деталей |
|
ICS950410 датащи(PDF) 11 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS950410 датащи(HTML) 11 Page - Integrated Circuit Systems |
|
11 / 15 page ![]() 11 ICS950410 Advance Information 0888—04/06/04 Electrical Characteristics - PCICLK/PCICLK_F PARAMETER SYMBOL CONDITIONS* MIN TYP MAX UNITS NOTES Output Impedance R DSP V O = VDD*(0.5) 12 55 Ω 1 Output High Voltage V OH I OH = -1 mA 2.4 V 1 Output Low Voltage V OL I OL = 1 mA 0.55 V 1 V OH @MIN = 1.0 V -33 mA 1 V OH@MAX = 3.135 V -33 mA 1 V OL @ MIN = 1.95 V 30 mA 1 V OL @ MAX = 0.4 V 38 mA 1 Edge Rate t slewr/f Rising/Falling edge rate 1 4 V/ns 1 Rise Time t r V OL = 0.4 V, VOH = 2.4 V 0.5 2 ns 1 Fall Time t f V OH = 2.4 V, VOL = 0.4 V 0.5 2 ns 1 Duty Cycle d t1 V T = 1.5 V 45 55 % 1 Group Skew t skew V T = 1.5 V 250 ps 1 Jitter, Cycle to cycle t jcyc-cyc V T = 1.5 V 500 ps 1 *TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%, CL = 20 pF with Rs = 7 Ω (unless otherwise specified) 1Guaranteed by design and characterization, not 100% tested in production. 3 Spread Spectrum is off Output High Current I OH Output Low Current I OL Electrical Characteristics - 48MHz/USB48MHz/24_48MHz PARAMETER SYMBOL CONDITIONS* MIN TYP MAX UNITS NOTES Long Accuracy ppm see Tperiod min-max values -100 100 ppm 1,2 Clock period T period 48.00MHz output nominal 20.8313 20.8354 ns 2 Output Impedance R DSP V O = VDD*(0.5) 12 55 Ω 1 Output High Voltage V OH I OH = -1 mA 2.4 V 1 Output Low Voltage V OL I OL = 1 mA 0.55 V 1 V OH @MIN = 1.0 V -33 mA 1 V OH@MAX = 3.135 V -33 mA 1 V OL @ MIN = 1.95 V 30 mA 1 V OL @ MAX = 0.4 V 38 mA 1 Edge Rate t slewr/f Rising/Falling edge rate 1 4 V/ns 1 Edge Rate t slewr/f_USB USB48 Rising/Falling edge rate 1 2 V/ns 1 Rise Time t r V OL = 0.4 V, VOH = 2.4 V 0.5 2 ns 1 Fall Time t f V OH = 2.4 V, VOL = 0.4 V 0.5 2 ns 1 Rise Time t r_USB V OL = 0.4 V, VOH = 2.4 V 1 2 ns 1 Fall Time t f_USB V OH = 2.4 V, VOL = 0.4 V 1 2 ns 1 Duty Cycle d t1 V T = 1.5 V 45 55 % 1 Group Skew t skew V T = 1.5 V 250 ps 1 Jitter, Cycle to cycle t jcyc-cyc V T = 1.5 V 500 ps 1 *TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%, CL = 20 pF with Rs = 7 Ω (Rs is used in USB48MHz test only) 1Guaranteed by design and characterization, not 100% tested in production. Output High Current I OH Output Low Current I OL |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |