C8051F93X pdf, C8051F93X подробное описание детали, C8051F93X датащи, C8051F93X view ::: ALLDATASHEET :::

номер детали	C8051F93X

подробное описание детали	Pipelined intstruction architecture executes 70 of instruction in 1 or 2 system clocks

объем файла	2793.03 Kbytes

Html View	1 2 3 4 5 6 7 8 9 Next

производитель	SILABS [Silicon Laboratories]

домашняя страница	http://www.silabs.com

Logo

Аналогичный номер детали - C8051F93X

производитель	номер детали	датащи	подробное описание детали
Silicon Laboratories	C8051F930	53Kb / 2P	25 MIPS, 8 kB Flash, Ultra Low Power, Capacitive Sensing MCU
	C8051F930	51Kb / 2P	Ultra Low Power, High-Performance MCU
	C8051F930-G-GM	4Mb / 351P	Single/Dual Battery, 0.9??.6 V, 64/32 kB, SmaRTClock, 10-Bit ADC MCU
	C8051F930-G-GQ	4Mb / 351P	Single/Dual Battery, 0.9??.6 V, 64/32 kB, SmaRTClock, 10-Bit ADC MCU
	C8051F930-GM	63Kb / 2P	Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU

производитель	номер детали	датащи	подробное описание детали
Cypress Semiconductor	CY7C1302DV25	231Kb / 18P	9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture
	CY7C1304DV25	424Kb / 18P	9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
	CY7C1303AV18	479Kb / 20P	18-Mb Burst of 2 Pipelined SRAM with QDR??Architecture
	CY7C1303AV25	479Kb / 19P	18-Mb Burst of 2 Pipelined SRAM with QDR??Architecture
	CY7C1303BV18	246Kb / 19P	18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
	CY7C1303BV25	817Kb / 19P	18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
	CY7C1304CV25	300Kb / 18P	9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
Infineon Technologies A...	XC800	1Mb / 132P	Microcontroller Family Architecture and Instruction Set V 0.1, Jan 2005
Cypress Semiconductor	CY7C1303CV25	539Kb / 21P	18-Mbit Burst of 2 Pipelined SRAM with QDR Architecture
PANDUIT CORP.	D-436-0115	104Kb / 1P	IN-LINE SPLICE SEALING SYSTEM, 2 OR 3 TO 1