поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

QL8025 датащи (PDF) - List of Unclassifed Manufacturers

QL8025 Datasheet PDF - List of Unclassifed Manufacturers
номер детали QL8025
скачать  QL8025 скачать
объем файла   739.4 Kbytes
Page   49 Pages
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers
подробное описание детали LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM

QL8025 Datasheet (PDF)

Go To PDF Page скачать датащи
QL8025 Datasheet PDF - List of Unclassifed Manufacturers

номер детали QL8025
скачать  QL8025 Click to download

объем файла   739.4 Kbytes
Page   49 Pages
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers
подробное описание детали LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM

QL8025 датащи (HTML) - List of Unclassifed Manufacturers


QL8025 Информация о продукте

[QuickLogic]

Device Highlight
Flexible Programmable Logic
• 0.18 µ, six layer metal CMOS process
• 1.8 V Vcc, 1.8/2.5/3.3 V drive capable I/O
• Up to 4,008 dedicated flip-flops
• Up to 55.3 K embedded RAM Bits
• Up to 313 I/O
• Up to 370 K system gates
• IEEE 1149.1 Boundary Scan Testing Compliant
• Low Power Capability

Embedded Dual Port SRAM
• Up to twenty-four 2,304 bit Dual Port High Performance SRAM Blocks
• Up to 55,296 embedded RAM bits
• RAM/ROM/FIFO Wizard for automatic configuration
• Configurable and cascadable

Programmable I/O
• High performance I/O cell with Tco< 3 ns
• Programmable Slew Rate Control
• Programmable I/O Standards:
   • LVTTL, LVCMOS, LVCMOS18, PCI, GTL+, SSTL2, and SSTL3
   • Independent I/O Banks capable of supporting multiple standards in one device
   • I/O Register Configurations: Input, Output, Output Enable (OE)

Advanced Clock Network
• Multiple dedicated Low Skew Clock Networks
• High drive input-only networks
• Quadrant-based segmentable clock networks
• User Programmable Phase Locked Loops

Embedded Computational Units (ECUs)
   Hardwired DSP building blocks with integrated Multiply, Add, and Accumulate Functions.

Security Features
   The QuickLogic products come with secure ViaLink® technology that protects intellectual property from design theft and reverse engineering. No external configuration memory needed; Instant-on at Power-up.




Аналогичный номер детали - QL8025

производительномер деталидатащиподробное описание детали
logo
List of Unclassifed Man...
QL82SD ETC1-QL82SD Datasheet
3Mb / 60P
10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516 ETC1-QL82SD-PB516 Datasheet
3Mb / 60P
10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PQ208 ETC1-QL82SD-PQ208 Datasheet
3Mb / 60P
10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PS484 ETC1-QL82SD-PS484 Datasheet
3Mb / 60P
10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PT280 ETC1-QL82SD-PT280 Datasheet
3Mb / 60P
10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
More results


Аналогичное описание - QL8025

производительномер деталидатащиподробное описание детали
logo
List of Unclassifed Man...
QL4016 ETC-QL4016 Datasheet
478Kb / 18P
16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL2009 ETC-QL2009 Datasheet
272Kb / 12P
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL4009 ETC1-QL4009 Datasheet
373Kb / 18P
9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL2003 ETC1-QL2003 Datasheet
333Kb / 10P
3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL4016-1PB456M ETC1-QL4016-1PB456M Datasheet
576Kb / 22P
90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4058 ETC1-QL4058 Datasheet
536Kb / 23P
58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL3012 ETC1-QL3012 Datasheet
239Kb / 14P
60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL3025 ETC1-QL3025 Datasheet
528Kb / 17P
25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL2007 ETC1-QL2007 Datasheet
299Kb / 10P
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
logo
ATMEL Corporation
ATSAM4S8BA-MU ATMEL-ATSAM4S8BA-MU Datasheet
275Kb / 2P
Scalable Performance and Memory Density, Power Efficiency
More results



ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com