поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

74AUP2G86 датащи (PDF) - Nexperia B.V. All rights reserved

74AUP2G86 Datasheet PDF - Nexperia B.V. All rights reserved
номер детали 74AUP2G86
скачать  74AUP2G86 скачать
объем файла   257.17 Kbytes
Page   17 Pages
производитель  NEXPERIA [Nexperia B.V. All rights reserved]
домашняя страница  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved
подробное описание детали Low-power dual 2-input EXCLUSIVE-OR gate

74AUP2G86 Datasheet (PDF)

Go To PDF Page скачать датащи
74AUP2G86 Datasheet PDF - Nexperia B.V. All rights reserved

номер детали 74AUP2G86
скачать  74AUP2G86 Click to download

объем файла   257.17 Kbytes
Page   17 Pages
производитель  NEXPERIA [Nexperia B.V. All rights reserved]
домашняя страница  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved
подробное описание детали Low-power dual 2-input EXCLUSIVE-OR gate

74AUP2G86 датащи (HTML) - Nexperia B.V. All rights reserved


74AUP2G86 Информация о продукте

1. General description
The 74AUP2G86 provides the dual 2-input EXCLUSIVE-OR function.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times
across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire VCC range
from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry
disables the output, preventing a damaging backflow current through the device when it is powered
down.
2. Features and benefits
• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards:
• JESD8-12 (0.8 V to 1.3 V)
• JESD8-11 (0.9 V to 1.65 V)
• JESD8-7 (1.2 V to 1.95 V)
• JESD8-5 (1.8 V to 2.7 V)
• JESD8-B (2.7 V to 3.6 V)
• ESD protection:
• HBM JESD22-A114F Class 3A exceeds 5000 V
• MM JESD22-A115-A exceeds 200 V
• CDM JESD22-C101E exceeds 1000 V
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD78 Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C




Аналогичный номер детали - 74AUP2G86

производительномер деталидатащиподробное описание детали
logo
NXP Semiconductors
74AUP2G86 NXP-74AUP2G86 Datasheet
102Kb / 17P
Low-power dual 2-input EXCLUSIVE-OR gate
Rev. 04-29 June 2009
74AUP2G86 NXP-74AUP2G86 Datasheet
214Kb / 21P
Low-power dual 2-input EXCLUSIVE-OR gate
Rev. 7-14 June 2012
logo
Diodes Incorporated
74AUP2G86 DIODES-74AUP2G86 Datasheet
255Kb / 9P
DUAL EXCLUSIVE OR GATE
Rev 1
logo
NXP Semiconductors
74AUP2G86DC NXP-74AUP2G86DC Datasheet
102Kb / 17P
Low-power dual 2-input EXCLUSIVE-OR gate
Rev. 04-29 June 2009
74AUP2G86DC NXP-74AUP2G86DC Datasheet
214Kb / 21P
Low-power dual 2-input EXCLUSIVE-OR gate
Rev. 7-14 June 2012
More results


Аналогичное описание - 74AUP2G86

производительномер деталидатащиподробное описание детали
logo
Texas Instruments
SN74AUC2G86 TI-SN74AUC2G86 Datasheet
231Kb / 10P
DUAL 2-INPUT EXCLUSIVE-OR GATE
logo
NXP Semiconductors
74AUP1G86 PHILIPS-74AUP1G86 Datasheet
67Kb / 17P
Low-power 2-input EXCLUSIVE-OR gate
Rev. 02.00-16 May 2006
74LVC2G86 NXP-74LVC2G86 Datasheet
87Kb / 15P
Dual 2-input EXCLUSIVE-OR gate
Rev. 05-7 September 2007
74AUP2G86 NXP-74AUP2G86 Datasheet
102Kb / 17P
Low-power dual 2-input EXCLUSIVE-OR gate
Rev. 04-29 June 2009
74AUP2G86GN NXP-74AUP2G86GN Datasheet
214Kb / 21P
Low-power dual 2-input EXCLUSIVE-OR gate
Rev. 7-14 June 2012
logo
Nexperia B.V. All right...
74LVC2G86-Q100 NEXPERIA-74LVC2G86-Q100 Datasheet
785Kb / 14P
Dual 2-input EXCLUSIVE-OR gate
74AUP1G86-Q100 NEXPERIA-74AUP1G86-Q100 Datasheet
222Kb / 14P
Low-power 2-input EXCLUSIVE-OR gate
74AXP1G86 NEXPERIA-74AXP1G86 Datasheet
835Kb / 17P
Low-power 2-input EXCLUSIVE-OR gate
74AUP1G86 NEXPERIA-74AUP1G86 Datasheet
274Kb / 18P
Low-power 2-input EXCLUSIVE-OR gate
Rev. 8 - 24 January 2022
74LVC2G86 NEXPERIA-74LVC2G86 Datasheet
285Kb / 18P
Dual 2-input EXCLUSIVE-OR gate
Rev. 15 - 21 June 2022
More results



ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com