WM8321 datasheet(127/253 Pages) CIRRUS

127 / 253 page

Production Data

WM8321

PD, February 2012, Rev 4.0

127

23.2.11 UNDERVOLTAGE INTERRUPTS

The primary UV_INT interrupt comprises fourteen secondary interrupts as described in

Section 15.12). The secondary interrupt bits are defined in Table 75.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt

event is masked and does not trigger a UV_INT interrupt. The secondary interrupt bits in R16403

(4013h) and R16404 (4014h) are valid regardless of whether the mask bit is set. The secondary

interrupts are all masked by default.

ADDRESS

BIT

LABEL

DESCRIPTION

R16403

(4013h)

Interrupt Status

9:0

UV_LDOn_EINT

LDOn Undervoltage interrupt

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

R16404

(4014h)

Interrupt Status

3:0

UV_DCm_EINT

DC-DCm Undervoltage interrupt

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

R16411

(401Bh)

Interrupt Status

3 Mask

9:0

IM_UV_LDOn_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

R16412

(401Ch)

Interrupt Status

4 Mask

3:0

IM_UV_DCm_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

Notes:

is a number between 1 and 10 that identifies the individual LDO Regulator (LDO1-LDO10).

is a number between 1 and 4 that identifies the individual DC-DC Converter (DC1-DC4).

Table 75 Undervoltage Interrupts

WM8321 датащи(PDF) 127 Page - Cirrus Logic

WM8321 датащи(HTML) 127 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL