поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8321 датащи(PDF) 102 Page - Cirrus Logic

номер детали WM8321
подробное описание детали  Processor Power Management Subsystem
PDF  253 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8321 датащи(HTML) 102 Page - Cirrus Logic

Back Button WM8321 Datasheet HTML 98Page - Cirrus Logic WM8321 Datasheet HTML 99Page - Cirrus Logic WM8321 Datasheet HTML 100Page - Cirrus Logic WM8321 Datasheet HTML 101Page - Cirrus Logic WM8321 Datasheet HTML 102Page - Cirrus Logic WM8321 Datasheet HTML 103Page - Cirrus Logic WM8321 Datasheet HTML 104Page - Cirrus Logic WM8321 Datasheet HTML 105Page - Cirrus Logic WM8321 Datasheet HTML 106Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 253 page
background image
WM8321
Production Data
w
PD, February 2012, Rev 4.0
102
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
4 = Reserved
5 = Chip Temperature
6 = Reserved
7 = PVDD voltage
12
DCMP4_GT
0
Digital Comparator 4 interrupt control
0 = interrupt when less than
threshold
1 = interrupt when greater than or
equal to threshold
11:0
DCMP4_THR
000h
Digital Comparator 4 threshold
(12-bit unsigned binary number;
coding is the same as AUX_DATA)
Table 47 AUXADC Digital Comparator Control
18.5 AUXADC INTERRUPTS
The AUXADC is associated with a number of Interrupt event flags to indicate when new AUXADC
data is ready, or to indicate that one or more of the digital comparator thresholds has been crossed.
Each of these secondary interrupts triggers a primary AUXADC Interrupt, AUXADC_INT (see
Section 23). This can be masked by setting the mask bit(s) as described in Table 48.
Note that AUXADC_DATA_EINT is not cleared by reading the measured AUXADC data, it can only
be cleared by writing ‘1’ to the AUXADC_DATA_EINT register.
The AUXADC interrupts can be programmed using bits in Table 48.
ADDRESS
BIT
LABEL
DESCRIPTION
R16401
(4011h)
Interrupt Status
1
8
AUXADC_DATA_EINT
AUXADC Data Ready interrupt
(Rising Edge triggered)
Note: Cleared when a ‘1’ is written.
7:4
AUXADC_DCOMPn_EINT
AUXADC Digital Comparator n interrupt
(Trigger is controlled by DCMPn_GT)
Note: Cleared when a ‘1’ is written.
R16409
(4019h)
Interrupt Status
1 Mask
8
IM_AUXADC_DATA_EINT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
7:4
IM_AUXADC_DCOMPn_EI
NT
Interrupt mask.
0 = Do not mask interrupt.
1 = Mask interrupt.
Default value is 1 (masked)
Note: n
is a number between 1 and 4 that identifies the individual Comparator.
Table 48 AUXADC Interrupts



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com