| поискавой системы для электроныых деталей |
|
ST7MC1K2-Auto датащи(PDF) 324 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1K2-Auto датащи(HTML) 324 Page - STMicroelectronics |
|
324 / 371 page ![]() Obsolete Product(s) - Obsolete Product(s) Electrical characteristics ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto 324/371 Figure 138. PLL and clock detector signal start up sequence 1. Lock does not go low without resetting the PLLEN bit. 2. Before setting the CKSEL bit by software in order to switch to the PLL clock, a period of tlock must have elapsed. 3. 2 clock cycles are missing after CKSEL = 1. 4. CKSEL bit must be set before enabling the CSS interrupt (CSSIE = 1). 12.6 Memory characteristics 12.6.1 RAM and hardware registers OSC1 PLLEN PLL CLOCK LOCK fCLK tlock CSSD CSSIE(4) INTERRUPT tsetup thold 16 MHz fVCO =6 MHz OSCI (or OSCIN clock) PLL clock (1) CKSEL(2) (3) (PLL and CKD) (or OSCIN) Table 203. RAM and hardware registers Symbol Parameter Conditions Min Typ Max Unit VRM Data retention mode(1) 1. Minimum VDD supply voltage without losing data stored in RAM (in Halt mode or under RESET) or in hardware registers (only in Halt mode). Not tested in production. Halt mode (or reset) 1.6 V Obsolete Product(s) - Obsolete Product(s) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |