поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST7MC1K2-Auto датащи(PDF) 300 Page - STMicroelectronics

номер детали ST7MC1K2-Auto
подробное описание детали  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7MC1K2-Auto датащи(HTML) 300 Page - STMicroelectronics

Back Button ST7MC1K2-Auto Datasheet HTML 296Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 297Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 298Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 299Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 300Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 301Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 302Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 303Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 304Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 300 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
300/371
Thus, it is mandatory to read the ADCDRMSB just after reading the ADCDRLSB. Otherwise
the ADCDR register is not updated until the ADCDRMSB is read.
10.8.4
Low power modes
Note:
The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced
power consumption when no conversion is needed.
10.8.5
Interrupts
10.8.6
Register description
Control/status register (ADCCSR)
Table 171.
Effect of low power modes on A/D converter
Mode
Description
Wait
No effect on A/D converter
Halt
A/D converter disabled.
After wake up from Halt mode, the A/D converter requires a stabilization time
tSTAB (seeSection 12: Electrical characteristics) before accurate conversions
can be performed.
Table 172.
A/D converter interrupt control/wake-up capability
Interrupt event
Event flag
Enable control
bit
Exit from Wait
Exit from Halt
End of Conversion
EOC
ADCIE(1)
1.
The ADCIE bit is in the MCCBCR register (see Section 6.6.7: MCC control status register (MCCSR) on
page 56)
Yes
No
ADCCSR
Reset value: 0000 0000 (00h)
7
654
32
10
EOC
PRSC[1:0]
ADON
CS[3:0]
RO
R/W
R/W
R/W
Table 173.
ADCCSR register description
Bit
Name
Function
7EOC
End of conversion
This bit is set by hardware. It is cleared by software reading the ADCDRMSB
register.
0: Conversion is not complete
1: Conversion complete
6:5 PRSC[1:0]
ADC clock prescaler selection
These bits are set and cleared by software:
00: fADC =4MHz
01:fADC =2MHz
10: fADC =1MHz
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com