PC97307VUL datasheet(105/218 Pages) NSC

105 / 218 page

105

www.national.com

First Command Phase Byte, Bit6-Write Track Number

(WNR)

0 - Read the existing track number.

The result phase byte already contains the track

number, and the third byte in the command phase

is a dummy byte.

1 - Change the track number by writing a new value to

the result phase byte.

Second Command Phase Byte

Bits 1,0 - Logical Drive Select (DS1,0)

These bits indicate which logical drive is active. See

“Bits 1,0 - Logical Drive Select (DS1,0)” on page 90.

00 - Drive 0 is selected.

01 - Drive 1 is selected.

10 - If four drives are supported, or drives 2 and 0 are

exchanged, drive 2 is selected.

11 - If four drives are supported, drive 3 is selected.

Bit 2 - Most Signiﬁcant Byte (MSB)

This bit, together with bits 1,0, determines the byte to

read or write. See also Table 5-23.

0 - Least signiﬁcant byte of the track number.

1 - Most signiﬁcant byte of the track number.

TABLE 5-23. Deﬁning Bytes to Read or Write Using

SET TRACK

Execution Phase

Internal register is read or written.

Result Phase

This byte is one byte of the track number that was read or

written, depending on the value of WNR in the first com-

mand byte.

MSB

DS1

DS0

Byte to Read or Write

210

Drive 0 (LSB)

Drive 0 (MSB)

Drive 1 (LSB)

Drive 1 (MSB)

Drive 2 (LSB)

Drive 2 (MSB)

Drive 3 (LSB)

Drive 3 (MSB)

76543210

Byte of Present Track Number(PTR)

5.7.21

The SPECIFY Command

The SPECIFY command sets initial values for the following

time periods:

• The delay before command processing starts, formerly

called Motor On Time (MNT)

• The delay after command processing terminates, for-

merly called Motor Off Time (MFT)

• The interval step rate time.

The FDC uses the Digital Output Register (DOR) to enable

the drive and motor select signals. See also, “Digital Output

The delays may be used to support the

µPD765, i.e., to in-

sert delays from selection of a drive motor until a read or

write operation starts, and from termination of a command

until the drive motor is no longer selected, respectively.

The parameters used by this command are undefined after

power up, and are unaffected by any reset. Therefore, soft-

ware should always issue a SPECIFY command as part of

an initialization routine to initialize these parameters.

Termination of this command does not generate an inter-

rupt.

Command Phase

Second Command Phase Byte

Bits 3-0 - Delay After Processing Factor

These bits specify a factor that is multiplied by a con-

stant to determine the delay after command processing

ends, i.e., from termination of a command until the drive

motor is no longer selected.

The value of the Motor Timer Values (TMR) bit (bit 7) of

the second command phase byte in the MODE com-

mand determines which group of constants and delay

ranges to use. See “Bit 7 - Motor Timer Values (TMR)”

on page 93.

The specific constant that will be multiplied by this factor

to determine the actual delay after processing for each

data transfer rate is shown in Table 5-24.

Use the smallest possible value for this factor, except 0,

i.e., 1. If this factor is 0, the value16 is used.

Bits 7-4 - STEP Time Interval Value (SRT)

These bits specify a value that is used to calculate the

time interval between successive STEP signal pulses

during a SEEK, IMPLIED SEEK, RECALIBRATE, or

RELATIVE SEEK command.

Table 5-26 shows how this value is used to calculate the

actual time interval.

76543210

00000011

Step Rate Time (SRT)

Delay After Processing

Delay Before Processing

DMA

PC97307VUL датащи(PDF) 105 Page - National Semiconductor (TI)

PC97307VUL датащи(HTML) 105 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL