поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT89C51CC03U-RDTIM датащи(PDF) 138 Page - ATMEL Corporation

номер детали AT89C51CC03U-RDTIM
подробное описание детали  Enhanced 8-bit MCU with CAN Controller and Flash Memory
PDF  195 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51CC03U-RDTIM датащи(HTML) 138 Page - ATMEL Corporation

Back Button AT89C51CC03U-RDTIM Datasheet HTML 134Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 135Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 136Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 137Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 138Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 139Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 140Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 141Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 142Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 195 page
background image
138
AT89C51CC03
4182I–CAN–06/05
Figure 66. SPI Interrupt Requests Generation
Registers
Three registers in the SPI module provide control, status and data storage functions.
These registers are describe in the following paragraphs.
Serial Peripheral Control
Register (SPCON)
The Serial Peripheral Control Register does the following:
Selects one of the Master clock rates
Configure the SPI Module as Master or Slave
Selects serial clock polarity and phase
Enables the SPI Module
Frees the SS pin for a general-purpose
Table 92 describes this register and explains the use of each bit
Table 92. SPCON Register
SPCON - Serial Peripheral Control Register (0D4H)
SPI
CPU Interrupt Request
SPIF
SPTEIE
SPTE
MODF
MODFIE
76
543
210
SPR2
SPEN
SSDIS
MSTR
CPOL
CPHA
SPR1
SPR0
Bit Number
Bit Mnemonic
Description
7
SPR2
Serial Peripheral Rate 2
Bit with SPR1 and SPR0 define the clock rate (See bits SPR1 and
SPR0 for detail).
6
SPEN
Serial Peripheral Enable
Cleared to disable the SPI interface (internal reset of the SPI).
Set to enable the SPI interface.
5
SSDIS
SS Disable
Cleared to enable SS in both Master and Slave modes.
Set to disable SS in both Master and Slave modes. In Slave mode,
this bit has no effect if CPHA =’0’. When SSDIS is set, no MODF
interrupt request is generated
.
4MSTR
Serial Peripheral Master
Cleared to configure the SPI as a Slave.
Set to configure the SPI as a Master.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com