поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MB91F577BSPMC датащи(PDF) 130 Page - Cypress Semiconductor

номер детали MB91F577BSPMC
подробное описание детали  32-bit RISC, load/store architecture, 5-stage pipeline
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB91F577BSPMC датащи(HTML) 130 Page - Cypress Semiconductor

Back Button MB91F577BSPMC Datasheet HTML 126Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 127Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 128Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 129Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 130Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 131Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 132Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 133Page - Cypress Semiconductor MB91F577BSPMC Datasheet HTML 134Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 163 page
background image
Document Number: 002-04725 Rev.*A
Page 130 of 163
MB91570 Series
13.4.5.3
I
2C timing
(TA: Recommended operating conditions, VCC5 = 5.0V±10%, VSS = AVSS = 0.0V)
Parameter
Symbol
Pin name
Conditions
Standard mode
High-speed
mode
Unit
Remark
s
Min
Max
Min
Max
SCL clock frequency
fSCL
SCK0_0,
SCK1_0
CL = 50 pF
(When drive
capability is
2mA or more.)
CL=20pF
(When drive
capability is
1mA)
R = (VP/IOL)
*
1
0
100
0
400
kHz
Repeat "start" condition hold time
SDA
↓→ SCL ↓
tHDSTA
SOT0_0,
SOT1_0
(SDA)
SCK0_0,SCK1_0
(SCL)
4.0
0.6
µs
Width of "L" for SCL clock
tLOW
SCK0_0,
SCK1_0
(SCL)
4.7
1.3
µs
Width of "H" for SCL clock
tHIGH
SCK0_0,
SCK1_0
(SCL)
4.0
0.6
µs
Repeat "start" condition setup
time
SCL
↑→ SDA ↓
tSUSTA
SCK0_0,
SCK1_0
(SCL)
4.7
0.6
µs
Data hold time
SCL
↓→ SDA ↓↑
tHDDAT
SOT0_0,
SOT1_0
(SDA)
SCK0_0,
SCK1_0
(SCL)
0
3.45
*2
0
0.9
µs
Data setup time
SDA
↓↑→ SCL ↑
tSUDAT
SOT0_0,
SOT1_0
(SDA)
SCK0_0,
SCK1_0
(SCL)
250
*3
100
ns
"Stop" condition setup time
SCL
↑ →SDA ↑
tSUSTO
SOT0_0,
SOT1_0
(SDA)
SCK0_0,
SCK1_0
(SCL)
4.0
0.6
µs
Bus-free time between "stop"
condition and "start" condition
tBUF
4.7
1.3
µs
Noise filter
tSP
2tCPP
*4
2tCPP
*4
ns
*1: R and CL represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.
VP shows the power-supply voltage of the pull-up resistor and IOL shows the VOL guarantee current.
*2: The maximum tHDDAT only has to be met if the device does not extend the "L" width (tLOW) of the SCL signal.
*3: A high-speed mode I
2C bus device can be used on a standard mode I2C bus system as long as the device satisfies the
requirement of "tSUDAT ≥ 250 ns".
*4: tCPP is the peripheral clock cycle time. Adjust the peripheral bus clock to 8MHz or more when use I
2C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com