поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

STM32F479AI датащи(PDF) 185 Page - STMicroelectronics

номер детали STM32F479AI
подробное описание детали  ARMCortex-M4 32b MCUFPU, 225DMIPS, up to 2MB Flash/3844KB RAM, USB OTG HS/FS, Ethernet, FMC, dual Quad-SPI, Crypto, Graphical accelerator, Camera IF, LCD-TFT & MIPI DSI
PDF  217 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F479AI датащи(HTML) 185 Page - STMicroelectronics

Back Button STM32F479AI Datasheet HTML 181Page - STMicroelectronics STM32F479AI Datasheet HTML 182Page - STMicroelectronics STM32F479AI Datasheet HTML 183Page - STMicroelectronics STM32F479AI Datasheet HTML 184Page - STMicroelectronics STM32F479AI Datasheet HTML 185Page - STMicroelectronics STM32F479AI Datasheet HTML 186Page - STMicroelectronics STM32F479AI Datasheet HTML 187Page - STMicroelectronics STM32F479AI Datasheet HTML 188Page - STMicroelectronics STM32F479AI Datasheet HTML 189Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 217 page
background image
DocID028010 Rev 3
185/217
STM32F479xx
Electrical characteristics
190
Figure 74. Quad-SPI DDR timing diagram
5.3.31
Camera interface (DCMI) timing specifications
Unless otherwise specified, the parameters given in Table 108 for DCMI are derived
from tests performed under the ambient temperature, fHCLK frequency and VDD supply
voltage summarized in Table 17, with the following configuration:
•
DCMI_PIXCLK polarity: falling
•
DCMI_VSYNC and DCMI_HSYNC polarity: high
•
Data formats: 14 bits
•
Capacitive load C = 30 pF
•
Measurement points are done at CMOS levels: 0.5 VDD
Table 107. Quad-SPI characteristics in DDR mode(1)
Symbol
Parameter
Test conditions
Min
Typ
Max
Unit
Fck
1/t(CK)
Quad-SPI clock frequency
2.7 V ≤ VDD ≤ 3.6 V,
CL = 20 pF
--
80
MHz
1.71 V ≤ VDD ≤ 3.6 V,
CL = 15 pF
--
70
tw(CKH)
Quad-SPI clock high time
‐
t(CK)/2-1
-
t(CK)/2
ns
tw(CKL)
Quad-SPI clock low time
-
t(CK)/2
-
t(CK)/2+1
tsr(IN)
tsf(IN)
Data input set-up time
2.7 V ≤ VDD ≤ 3.6 V
2
-
-
1.71 V ≤ VDD ≤ 3.6 V
0.5
-
-
thr(IN)
thf(IN)
Data input hold time
2.7 V ≤ VDD ≤ 3.6 V
3
-
-
1.71 V ≤ VDD ≤ 3.6 V
4.5
-
-
tvr(OUT)
tvf(OUT)
Data output valid time
DHHC=0
-
8
10.5
DHHC=1
Pres=1,2…
-Thclk/2+2 Thclk/2+2.5
th(OUT)
tf(OUT)
Data output hold time
DHHC=0
7
-
-
DHHC=1
Pres=1,2…
Thclk/2+0.5
-
-
1. Guaranteed based on test during characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com