| поискавой системы для электроныых деталей |
|
STM32F412RG датащи(PDF) 129 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F412RG датащи(HTML) 129 Page - STMicroelectronics |
|
129 / 193 page ![]() DocID028087 Rev 4 129/193 STM32F412xE/G Electrical characteristics 161 Figure 40. SPI timing diagram - slave mode and CPHA = 0 ta(SO) Data output access time Slave mode 7 - 21 ns tdis(SO) Data output disable time Slave mode 5 - 12 ns tv(SO) Data output valid time Slave mode (after enable edge), 2.7 V < VDD < 3.6 V -7.5 9 ns Slave mode (after enable edge), 1.7 V < VDD < 3.6 V -7.5 14 ns th(SO) Data output hold time Slave mode (after enable edge), 1.7 V < VDD < 3.6 V 5.5 - - ns tv(MO) Data output valid time Master mode (after enable edge) - 3 8 ns th(MO) Data output hold time Master mode (after enable edge) 2 - - ns 1. Guaranteed by characterization, not tested in production. 2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50% Table 64. SPI dynamic characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |