поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PC87373 датащи(PDF) 145 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали PC87373
подробное описание детали  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87373 датащи(HTML) 145 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 141Page - National Semiconductor (TI) PC87373 Datasheet HTML 142Page - National Semiconductor (TI) PC87373 Datasheet HTML 143Page - National Semiconductor (TI) PC87373 Datasheet HTML 144Page - National Semiconductor (TI) PC87373 Datasheet HTML 145Page - National Semiconductor (TI) PC87373 Datasheet HTML 146Page - National Semiconductor (TI) PC87373 Datasheet HTML 147Page - National Semiconductor (TI) PC87373 Datasheet HTML 148Page - National Semiconductor (TI) PC87373 Datasheet HTML 149Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 174 page
background image
12.0 Legacy Functional Blocks (Continued)
145
www.national.com
Revision 1.1
12.3 UART FUNCTIONALITY (SERIAL PORT 1 AND SERIAL PORT 2)
12.3.1 General Description
The Serial Port (SP) provides UART functionality. The generic SP supports serial data communication with a remote periph-
eral device or modem, using a wired interface. The functional block can function as a standard NS16450 or NS16550A or
as an Extended UART.
12.3.2 UART Register Bank Overview
Four register banks, each containing eight registers, control UART operation. All registers use the same 8-byte address
space to indicate offsets 00h through 07h. The Bank Select Register (BSR) selects the active bank and is common to all banks
(see Figure 42).
Figure 42. UART Register Bank Architecture
12.3.3 SP1 and SP2 Register Maps
All registers are VDD3 powered.
Table 58. Bank 0 Register Map
Offset
Mnemonic
Register Name
Type
00h
RXD
Receiver Data Port
RO
00h
TXD
Transmitter Data Port
W
01h
IER
Interrupt Enable
R/W
02h
EIR
Event Identification (Read Cycles)
RO
FCR
FIFO Control (Write Cycles)
W
03h
LCR1
1. When bit 7 of this register is set to 1, bits 6–0 of BSR select the bank.
Line Control
R/W
BSR1
Bank Select
04h
MCR
Modem/Mode Control
R/W
05h
LSR
Link Status
RO
06h
MSR
Modem Status
RO
07h
SPR/ASCR Scratchpad/Auxiliary Status and Control
R/W
BANK 0
BANK 1
BANK 2
BANK 3
Offset 07h
Offset 06h
Offset 05h
Offset 04h
LCR/BSR
Offset 02h
Offset 01h
Offset 00h
Common
Register
Throughout
All Banks
16550 Banks
UART Banks
(Banks 0-3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com