 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ST92185B датащи(PDF) 151 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92185B датащи(HTML) 151 Page - STMicroelectronics |
|
|
151 / 178 page  151/178 ST92185B - SERIAL PERIPHERAL INTERFACE (SPI) SERIAL PERIPHERAL INTERFACE (Cont’d) Bit 2 = CPHA: Transmission Clock Phase. CPHA controls the relationship between the data on the SDI and SDO pins, and the clock signal on the SCK pin. The CPHA bit selects the clock edge used to capture data. It has its greatest impact on the first bit transmitted (MSB), because it does (or does not) allow a clock transition before the first data capture edge. Figure 11 shows the relation- ship between CPHA, CPOL and SCK, and indi- cates active clock edges and strobe times. Bit 1:0 = SPR[1:0]: SPI Rate. These two bits select one (of four) baud rates, to be used as SCK. Figure 96. SPI Data and Clock Timing CPOL CPHA SCK (in Figure 11) 0 0 1 1 0 1 0 1 (a) (b) (c) (d) SPR1 SPR0 Clock Divider SCK Frequency (@ INTCLK = 24MHz) 0 0 1 1 0 1 0 1 8 16 128 256 3000kHz 1500kHz 187.5kHz 93.75kHz (T = 0.33 µs) (T = 0.67 µs) (T = 5.33 µs) (T = 10.66 µs) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
