поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST92185B датащи(PDF) 140 Page - STMicroelectronics

номер детали ST92185B
подробное описание детали  16K/24K/32K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92185B датащи(HTML) 140 Page - STMicroelectronics

Back Button ST92185B Datasheet HTML 136Page - STMicroelectronics ST92185B Datasheet HTML 137Page - STMicroelectronics ST92185B Datasheet HTML 138Page - STMicroelectronics ST92185B Datasheet HTML 139Page - STMicroelectronics ST92185B Datasheet HTML 140Page - STMicroelectronics ST92185B Datasheet HTML 141Page - STMicroelectronics ST92185B Datasheet HTML 142Page - STMicroelectronics ST92185B Datasheet HTML 143Page - STMicroelectronics ST92185B Datasheet HTML 144Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 178 page
background image
140/178
ST92185B - SYNC CONTROLLER
SYNC CONTROLLER (Cont’d)
7.5.5 Register Description
SYNC CONTROLLER CONTROL AND STATUS
REGISTER 0 (SCCS0R)
R242 - Read/Write
Register Page: 35
Reset value: 0000 0000 (00h)
Bit 7= VPOL.
VSYNC Polarity
When MOD[1:0] are reset, this bit configures the
polarity of the VSYNC input.
0: Negative polarity (leading edge is falling edge)
1: Positive polarity (leading edge is rising edge)
For other cases:
Bit 6= HPOL.
HSYNC/CSYNC Polarity.
0: Negative polarity (leading edge is falling edge)
1: Positive polarity (leading edge is rising edge)
Bit 5= VSEP.
Separate Sync
When MOD[1:0] are reset:
0: The standard mode using two inputs (VSYNC
and HSYNC) is activated.
1: The Composite Sync mode is activated; the
HSYNC/CSYNC input will be used to get both H
and V signals.
For other cases:
Bit 4= VDLY.
Vertical Delay control bit.
This bit is active only if the Composite Sync mode
is enabled. The selection of this bit can effect
noise margin (longer delay is better) and the field
detection.
0: Vertical is generated after detecting a pulse
greater than 16µs
1: Vertical is generated after detecting a pulse
greater than 32µs
Bit 3:0= HSF.
Horizontal Shift for Field detection.
These 4 bits program the delay, in steps of 4µs,
applied to the HSYNC pulse in order to properly
determine the field information by comparison with
VSYNC. This value is a chassis constant depend-
ing upon the way the separate H/V signals are
generated.
0
VPOL
HPOL
VSEP
VDLY
HSF3
HSF2
HSF1
HSF0
MOD1
MOD0 VPOL
0
0
x
VSYNC polarity control
x
1
0
interlaced
x
1
1
non-interlaced
1
x
0
interlaced
1
x
1
non-interlaced
MOD1
MOD0
VSEP
CSO alternate function
0
0
x
disabled
x
1
0
disabled
x
1
1
enabled
1
x
0
disabled
1
x
1
enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com