поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GXM датащи(PDF) 224 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали GXM
подробное описание детали  Geode??GXm Processor Integrated x86 Solution with MMX Support
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

GXM датащи(HTML) 224 Page - National Semiconductor (TI)

Back Button GXM Datasheet HTML 220Page - National Semiconductor (TI) GXM Datasheet HTML 221Page - National Semiconductor (TI) GXM Datasheet HTML 222Page - National Semiconductor (TI) GXM Datasheet HTML 223Page - National Semiconductor (TI) GXM Datasheet HTML 224Page - National Semiconductor (TI) GXM Datasheet HTML 225Page - National Semiconductor (TI) GXM Datasheet HTML 226Page - National Semiconductor (TI) GXM Datasheet HTML 227Page - National Semiconductor (TI) GXM Datasheet HTML 228Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 224 / 244 page
background image
www.national.com
224
Revision 3.1
Instruction Set (Continued)
9.4
FPU INSTRUCTION SET
The processor core is functionally divided into the FPU,
and the integer unit. The FPU processes floating point
instructions only and does so in parallel with the integer
unit.
For example, when the integer unit detects a floating point
instruction without memory operands, after two clock
cycles the instruction passes to the FPU for execution.
The integer unit continues to execute instructions while
the FPU executes the floating point instruction. If another
FPU instruction is encountered, the second FPU instruc-
tion is placed in the FPU queue. Up to four FPU instruc-
tions can be queued. In the event of an FPU exception,
while other FPU instructions are queued, the state of the
CPU is saved to ensure recovery.
The instruction set for the FPU is summarized in Table 9-
29 on page 225. The table uses abbreviations that are
described in Table 9-28.
Table 9-28. FPU Instruction Set Table Legend
Abbr.
Description
n
Stack register number
TOS
Top of stack register pointed to by SSS in the
status register.
ST(1)
FPU register next to TOS
ST(n)
A specific FPU register, relative to TOS
M.WI
16-bit integer operand from memory
M.SI
32-bit integer operand from memory
M.LI
64-bit integer operand from memory
M.SR
32-bit real operand from memory
M.DR
64-bit real operand from memory
M.XR
80-bit real operand from memory
M.BCD
18-digit BCD integer operand from memory
CC
FPU condition code
Env Regs
Status, Mode Control and Tag Registers,
Instruction Pointer and Operand Pointer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com