поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RM0312 датащи(PDF) 165 Page - STMicroelectronics

номер детали RM0312
подробное описание детали  STM8TL5xxx microcontroller family
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0312 датащи(HTML) 165 Page - STMicroelectronics

Back Button RM0312 Datasheet HTML 161Page - STMicroelectronics RM0312 Datasheet HTML 162Page - STMicroelectronics RM0312 Datasheet HTML 163Page - STMicroelectronics RM0312 Datasheet HTML 164Page - STMicroelectronics RM0312 Datasheet HTML 165Page - STMicroelectronics RM0312 Datasheet HTML 166Page - STMicroelectronics RM0312 Datasheet HTML 167Page - STMicroelectronics RM0312 Datasheet HTML 168Page - STMicroelectronics RM0312 Datasheet HTML 169Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 275 page
background image
DocID022352 Rev 3
165/275
RM0312
8-bit basic timer (TIM4)
170
18.5
TIM4 registers
18.5.1
Control register 1 (TIM4_CR1)
Address offset: 0x00
Reset value: 0x00
7
654
3210
ARPE
Reserved
OPM
URS
UDIS
CEN
rw
rw
rw
rw
rw
Bit 7 ARPE: Auto-Reload Preload Enable.
0: TIM4_ARR register is not buffered through a preload register. It can be written directly.
1: TIM4_ARR register is buffered through a preload register.
Bits 6:4 Reserved
Bit 3 OPM: One Pulse Mode.
0: Counter is not stopped at update event
1: Counter stops counting at the next update event (clearing the CEN bit ).
Bit 2 URS: Update Request Source.
0: When enabled, an update interrupt request is sent as soon as registers are updated (counter
overflow)
1: When enabled, an update interrupt request is sent only when the counter reaches the
overflow/underflow.
Bit 1 UDIS: Update disable.
0: An Update event is generated as soon as a counter overflow occurs or a software update is
generated. Buffered registers are then loaded with their preload values
1: An Update event is not generated, shadow registers keep their value (ARR, PSC). The counter
and the prescaler are re-initialized if the UG bit is set.
Bit 0 CEN: Counter enable.
0: Counter disable.
1: Counter enable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com