STM32F217VG datasheet(171/175 Pages) STMICROELECTRONICS

171 / 175 page

DocID17050 Rev 9

171/175

STM32F21xxx

Revision history

174

29-Oct-2012

Removed Figure 4. Compatible board design between STM32F10xx

and STM32F2xx for LQFP176 package.

Updated number of AHB buses in Section 2: Description and

Section 3.12: Clocks and startup.

Updated Note 2 below Figure 4: STM32F21x block diagram.

Changed System memory to System memory + OTP in Figure 14:

Memory map.

Added Note 1 below Table 15: VCAP1/VCAP2 operating conditions.

Updated VDDA and VREF+ decouping capacitor in Figure 17: Power

supply scheme and updated Note 3.

Changed simplex mode into half-duplex mode in Section 3.24: Inter-

integrated sound (I2S).

Replaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and

DAC_OUT2, respectively.

Changed TIM2_CH1/TIM2_ETR into TIM2_CH1_ETR for PA0 and

PA5 in Table 9: Alternate function mapping.

Updated note applying to IDD (external clock and all peripheral

disabled) in Table 20: Typical and maximum current consumption in

Run mode, code with data processing running from Flash memory

(ART accelerator disabled). Updated Note 3 below Table 21: Typical

and maximum current consumption in Sleep mode.

Removed fHSE_ext typical value in Table 27: High-speed external user

clock characteristics.

Updated master I2S clock jitter conditions and vlaues in Table 34:

PLLI2S (audio PLL) characteristics.

Updated equations in Section 6.3.11: PLL spread spectrum clock

generation (SSCG) characteristics.

Swapped TTL and CMOS port conditions for VOL and VOH in Table 46:

Output voltage characteristics. Updated VIL(NRST) and VIH(NRST) in

Table 48: NRST pin characteristics.

Updated Table 53: SPI characteristics and Table 54: I2S

characteristics.Removed note 1 related to measurement points below

Figure 40: SPI timing diagram - slave mode and CPHA = 1, Figure 41:

SPI timing diagram - master mode, and Figure 42: I2S slave timing

diagram (Philips protocol)(1).

Updated tHC in Table 60: ULPI timing.

Updated Figure 46: Ethernet SMI timing diagram, Table 62: Dynamics

characteristics: Ethernet MAC signals for SMI and Table 63: Dynamics

characteristics: Ethernet MAC signals for RMII.

Update fTRIG in Table 65: ADC characteristics. Updated IDDA

description in Table 67: DAC characteristics.

Updated note below Figure 51: Power supply and reference

decoupling (VREF+ not connected to VDDA) and Figure 52: Power

supply and reference decoupling (VREF+ connected to VDDA).

Replaced td(CLKL-NOEL) by td(CLKH-NOEL) in Table 75: Synchronous

multiplexed NOR/PSRAM read timings, Table 77: Synchronous non-

multiplexed NOR/PSRAM read timings, Figure 58: Synchronous

multiplexed NOR/PSRAM read timings and Figure 60: Synchronous

non-multiplexed NOR/PSRAM read timings.

Table 93. Document revision history (continued)

Date

Revision

Changes

STM32F217VG датащи(PDF) 171 Page - STMicroelectronics

STM32F217VG датащи(HTML) 171 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL