STM32F217VG datasheet(122/175 Pages) STMICROELECTRONICS

122 / 175 page

Electrical characteristics

STM32F21xxx

122/175

DocID17050 Rev 9

Equation 1: RAIN max formula

The formula above (Equation 1) is used to determine the maximum external impedance

allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of

sampling periods defined in the ADC_SMPR1 register.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog

input pins should be avoided as this significantly reduces the accuracy of the conversion

being performed on another analog input. It is recommended to add a Schottky diode (pin to

ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in

Section 6.3.16 does not affect the ADC accuracy.

fS(2)

Sampling rate

(fADC = 30 MHz)

12-bit resolution

Single ADC

Msps

12-bit resolution

Interleave Dual ADC

mode

3.75

Msps

12-bit resolution

Interleave Triple ADC

mode

Msps

IVREF+(2)

ADC VREF DC current

consumption in conversion mode

-300

500

µA

IVDDA(2)

ADC VDDA DC current

consumption in conversion mode

-1.6

1.8

1. It is recommended to maintain the voltage difference between VREF+ and VDDA below 1.8 V.

2. Based on characterization, not tested in production.

3. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.

4. RADC maximum value is given for VDD=1.8 V, and minimum value for VDD=3.3 V.

5. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 65.

Table 65. ADC characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Table 66. ADC accuracy (1)

1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.

Symbol

Parameter

Test conditions

Typ

Max(2)

2. Based on characterization, not tested in production.

Unit

Total unadjusted error

fPCLK2 = 60 MHz,

fADC = 30 MHz, RAIN < 10 kΩ,

VDDA = 1.8 to 3.6 V

±2

±5

LSB

Offset error

±1.5

±2.5

Gain error

±1.5

±3

Differential linearity error

±1

±2

Integral linearity error

±1.5

±3

RAIN

k0.5

–

()

fADC CADC

()

--------------------------------------------------------------

RADC

–

STM32F217VG датащи(PDF) 122 Page - STMicroelectronics

STM32F217VG датащи(HTML) 122 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL