поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC18F2680ISPQTP датащи(PDF) 375 Page - Microchip Technology

номер детали PIC18F2680ISPQTP
подробное описание детали  28/40/44-Pin Enhanced Flash Microcontrollers with ECAN??Technology, 10-Bit A/D and nanoWatt Technology
PDF  482 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F2680ISPQTP датащи(HTML) 375 Page - Microchip Technology

Back Button PIC18F2680ISPQTP Datasheet HTML 371Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 372Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 373Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 374Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 375Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 376Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 377Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 378Page - Microchip Technology PIC18F2680ISPQTP Datasheet HTML 379Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 375 / 482 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS39625C-page 373
PIC18F2585/2680/4585/4680
BRA
Unconditional Branch
Syntax:
BRA
n
Operands:
-1024
≤ n ≤ 1023
Operation:
(PC) + 2 + 2n
→ PC
Status Affected:
None
Encoding:
1101
0nnn
nnnn
nnnn
Description:
Add the 2’s complement number ‘2n’ to
the PC. Since the PC will have
incremented to fetch the next
instruction, the new address will be
PC + 2 + 2n. This instruction is a
two-cycle instruction.
Words:
1
Cycles:
2
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read literal
‘n’
Process
Data
Write to PC
No
operation
No
operation
No
operation
No
operation
Example:
HERE
BRA
Jump
Before Instruction
PC
=
address (HERE)
After Instruction
PC
=
address (Jump)
BSF
Bit Set f
Syntax:
BSF
f, b {,a}
Operands:
0
≤ f ≤ 255
0
≤ b ≤ 7
a
∈ [0,1]
Operation:
1
→ f<b>
Status Affected:
None
Encoding:
1000
bbba
ffff
ffff
Description:
Bit ‘b’ in register ‘f’ is set.
If ‘a’ is ‘0’, the Access Bank is selected.
If ‘a’ is ‘1’, the BSR is used to select the
GPR bank (default).
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f
≤ 95 (5Fh). See
Section 25.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode” for details.
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register ‘f’
Process
Data
Write
register ‘f’
Example:
BSF
FLAG_REG, 7, 1
Before Instruction
FLAG_REG
=
0Ah
After Instruction
FLAG_REG
=
8Ah



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com